OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [bench/] - Rev 43

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
42 Fixed ORPSoCv2 VCD dumping and UART output in cycleaccurate model julius 5460d 14h /openrisc/trunk/orpsocv2/bench/
40 Added GDB server to verilog simulation via VPI and make target to build and run this model julius 5464d 21h /openrisc/trunk/orpsocv2/bench/
6 Checking in ORPSoCv2 julius 5483d 09h /openrisc/trunk/orpsocv2/bench/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.