OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [orpsocv2/] [boards/] - Rev 421

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
415 ORPSoC - ML501 update, working again.
Documentation update including information on ML501 build
OR1200 updates to do with instruction cache tag signal when
invalidate instruction used.
Added ability to define address to pass to SPI flash when
booting.
Added SPI sw test for board which allows inspection of
data in a flash.		 julius 4996d 07h /openrisc/trunk/orpsocv2/boards/
412 ORPSoC update - Rearranged Xilinx ML501, simulations working again. julius 4999d 21h /openrisc/trunk/orpsocv2/boards/
411 Improved ethmac testbench and software.

Renamed some OR1200 library functions to be more generic.

Fixed bug with versatile_mem_ctrl for Actel board.

Added ability to simulate gatelevel modules alongside RTL modules
in board build.		 julius 5000d 09h /openrisc/trunk/orpsocv2/boards/
409 ORPSoC: Renamed eth core to ethmac (correct name), added drivers for it.
Updated ethernet MAC's instantiation in ORDB1A3PE1500 board build.
Updated documentation.		 julius 5001d 09h /openrisc/trunk/orpsocv2/boards/
408 ORPSoC update - adding support for ORSoC development board, many changes, documentation update, too. julius 5001d 21h /openrisc/trunk/orpsocv2/boards/
360 First checkin of new ORPSoC set up - more to come, all but RTL tests temporarily broken julius 5055d 04h /openrisc/trunk/orpsocv2/boards/
71 ORPSoC board builds, adding readmes julius 5254d 13h /openrisc/trunk/orpsocv2/boards/
69 ORPSoC xilinx ml501 board update - added ethernet eupport and software test julius 5258d 19h /openrisc/trunk/orpsocv2/boards/
67 New synthesizable builds of ORPSoC - first for the Xilinx ML501 Virtex 5 board, with working Xilinx MIG DDR2 Controller - added new pad option to bin2vmem, moved spi controller from or1k_startup module to its own directory julius 5261d 13h /openrisc/trunk/orpsocv2/boards/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.