OpenCores

URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [boards/] [actel/] [ordb1a3pe1500/] [sim/] - Rev 803

Go to most recent revision

Filtering Options

Rev	Log message	Author	Age	Path
542	ORPSoC scripts cleanup. Now centralised. Documentation updated for ml501's SPI programming, noting issues with ISE12.	julius	4807d 07h	/openrisc/trunk/orpsocv2/boards/actel/ordb1a3pe1500/sim/
492	ORPSoC VPI interface for modelsim and documentation update	julius	4894d 15h	/openrisc/trunk/orpsocv2/boards/actel/ordb1a3pe1500/sim/
475	ORPSoC main simulation makefile tidy up, addition of BSS test to cbasic test, addition or o1ksim config files for each board build, modification of BSS symbols in linker script and crt0.	julius	4932d 16h	/openrisc/trunk/orpsocv2/boards/actel/ordb1a3pe1500/sim/
468	ORPSoC update: Added USER_ELF and USER_VMEM options to reference design simulation scripts. Changed use of absolute BOARD_PATH variable to simply BOARD relative to board path ML501's board.h bootrom default now boot from SPI	julius	4937d 18h	/openrisc/trunk/orpsocv2/boards/actel/ordb1a3pe1500/sim/
449	ORPSoC - or1200_monitor.v additions enabling new experimental execution checks. Replace use of "clean-all" with "distclean" as make rule to clean things.	julius	4964d 08h	/openrisc/trunk/orpsocv2/boards/actel/ordb1a3pe1500/sim/
411	Improved ethmac testbench and software. Renamed some OR1200 library functions to be more generic. Fixed bug with versatile_mem_ctrl for Actel board. Added ability to simulate gatelevel modules alongside RTL modules in board build.	julius	5003d 13h	/openrisc/trunk/orpsocv2/boards/actel/ordb1a3pe1500/sim/
408	ORPSoC update - adding support for ORSoC development board, many changes, documentation update, too.	julius	5005d 02h	/openrisc/trunk/orpsocv2/boards/actel/ordb1a3pe1500/sim/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.