OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [boards/] [actel/] [ordb1a3pe1500/] [sw/] - Rev 502

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
486 ORPSoC updates, mainly software, i2c driver julius 5017d 06h /openrisc/trunk/orpsocv2/boards/actel/ordb1a3pe1500/sw/
485 ORPSoC updates - or1200 monitor now has separate defines file, ethmac updates to fifos and wishbone IF, board.h changes for UART (may propegate to other drivers with multiple cores, we'll see), crt0.S for or1200 now zeros all registers on reset, adding own ethernet tests for ML501 julius 5021d 10h /openrisc/trunk/orpsocv2/boards/actel/ordb1a3pe1500/sw/
480 ORPSoC updates - ml501 project cleanups, DDR2 cache bug fixes. julius 5038d 15h /openrisc/trunk/orpsocv2/boards/actel/ordb1a3pe1500/sw/
468 ORPSoC update:
Added USER_ELF and USER_VMEM options to reference design simulation scripts.
Changed use of absolute BOARD_PATH variable to simply BOARD relative to board path
ML501's board.h bootrom default now boot from SPI
julius 5047d 11h /openrisc/trunk/orpsocv2/boards/actel/ordb1a3pe1500/sw/
425 ORPSoC update:

GDB servers in VPI and System C model updated to deal with
packets gdb-7.2 sends.

Documentation updated.

Reference design tests can now be run in or1ksim (added rule
to sim/bin/Makefile). or1200-except doesn't appear to work
as illegal instruction error isn't causing jump to vector.

Updated Or1200 tests to report test success value and then
exit with value 0.
julius 5100d 20h /openrisc/trunk/orpsocv2/boards/actel/ordb1a3pe1500/sw/
411 Improved ethmac testbench and software.

Renamed some OR1200 library functions to be more generic.

Fixed bug with versatile_mem_ctrl for Actel board.

Added ability to simulate gatelevel modules alongside RTL modules
in board build.
julius 5113d 07h /openrisc/trunk/orpsocv2/boards/actel/ordb1a3pe1500/sw/
408 ORPSoC update - adding support for ORSoC development board, many changes, documentation update, too. julius 5114d 19h /openrisc/trunk/orpsocv2/boards/actel/ordb1a3pe1500/sw/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.