OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [orpsocv2/] [boards/] [xilinx/] [ml501/] - Rev 568

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
563 Search for external cores in <board>/modules path olof 4900d 13h /openrisc/trunk/orpsocv2/boards/xilinx/ml501/
560 ORPSoC update - update make scripts, XILINX_PATH setup changes.

Note - may require a change to XILINX_PATH on user systems.
julius 4908d 12h /openrisc/trunk/orpsocv2/boards/xilinx/ml501/
542 ORPSoC scripts cleanup. Now centralised.

Documentation updated for ml501's SPI programming, noting issues with ISE12.
julius 4931d 15h /openrisc/trunk/orpsocv2/boards/xilinx/ml501/
530 ORPSoC update

Ethernet MAC Wishbone interface fixes

Beginnings of software update.

ML501 backend script fixes for new ISE
julius 4955d 01h /openrisc/trunk/orpsocv2/boards/xilinx/ml501/
503 ORPSoC's or1200 defines fix to indicate we don't actually have I/DMMU invalidate registers. julius 4998d 11h /openrisc/trunk/orpsocv2/boards/xilinx/ml501/
502 ORPSoC update - or1200, ethmac Xilinx fifos
or1200 in ORPSoC has carry bit, overflow bit, and range exception added and tested. New software tests in ORPSoC library. Ml501 build had ethmac fifos added, and or1200_defines updated to use these new or1200 features by default
julius 5000d 15h /openrisc/trunk/orpsocv2/boards/xilinx/ml501/
500 ORPSoC's System C UART model can now accept input from stdin during simulation to drive consoles etc

ML501 simulation makefile update to allow custom ELFs to be specified
julius 5001d 19h /openrisc/trunk/orpsocv2/boards/xilinx/ml501/
499 ORPSoC OR1200 updates - added l.ext instructions with tests, ammended some MAC bugs, decode stage cleanup julius 5002d 12h /openrisc/trunk/orpsocv2/boards/xilinx/ml501/
496 ORPSoC ml501 updates - increased frequency, updated documentation julius 5004d 22h /openrisc/trunk/orpsocv2/boards/xilinx/ml501/
492 ORPSoC VPI interface for modelsim and documentation update julius 5018d 22h /openrisc/trunk/orpsocv2/boards/xilinx/ml501/
486 ORPSoC updates, mainly software, i2c driver julius 5031d 20h /openrisc/trunk/orpsocv2/boards/xilinx/ml501/
485 ORPSoC updates - or1200 monitor now has separate defines file, ethmac updates to fifos and wishbone IF, board.h changes for UART (may propegate to other drivers with multiple cores, we'll see), crt0.S for or1200 now zeros all registers on reset, adding own ethernet tests for ML501 julius 5036d 01h /openrisc/trunk/orpsocv2/boards/xilinx/ml501/
480 ORPSoC updates - ml501 project cleanups, DDR2 cache bug fixes. julius 5053d 05h /openrisc/trunk/orpsocv2/boards/xilinx/ml501/
479 ORPSoC update to ml501 board port. Memory controller caching fixed up, does multiple lines of cache and Wishbone bursting. julius 5054d 05h /openrisc/trunk/orpsocv2/boards/xilinx/ml501/
478 ORPSoC update - ml501 or1200 cache configuration set to maximum, some cleanups. julius 5055d 20h /openrisc/trunk/orpsocv2/boards/xilinx/ml501/
475 ORPSoC main simulation makefile tidy up, addition of BSS test to cbasic test, addition or o1ksim config files for each board build, modification of BSS symbols in linker script and crt0. julius 5057d 00h /openrisc/trunk/orpsocv2/boards/xilinx/ml501/
468 ORPSoC update:
Added USER_ELF and USER_VMEM options to reference design simulation scripts.
Changed use of absolute BOARD_PATH variable to simply BOARD relative to board path
ML501's board.h bootrom default now boot from SPI
julius 5062d 01h /openrisc/trunk/orpsocv2/boards/xilinx/ml501/
449 ORPSoC - or1200_monitor.v additions enabling new experimental execution checks.

Replace use of "clean-all" with "distclean" as make rule to clean things.
julius 5088d 15h /openrisc/trunk/orpsocv2/boards/xilinx/ml501/
439 ORPSoC update

Ethernet MAC synthesis issues with Actel Synplify D-2009.12A
Ethernet MAC FIFO synthesis issues with Xilinx XST

Multiply/divide tests for to run on target.

Added third interface to ram_wb module, changed reference design RAM to ram_wb
wrapper. Updated verilog and system C monitor modules accordingly.

Added ability to use ram_wb as internal memory on ML501 design.

Fixed ethernet MAC tests for ML501.
julius 5095d 19h /openrisc/trunk/orpsocv2/boards/xilinx/ml501/
435 ORPSoC updates
OR1200 multiply/MAC/division unit update with serial multiply and
divide options. Full divide not synthesizable yet.
New software tests of multiply and divide functionality.
julius 5102d 10h /openrisc/trunk/orpsocv2/boards/xilinx/ml501/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.