OpenCores

URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [orpsocv2/] [boards/] [xilinx/] [ml501/] [rtl/] - Rev 435

Go to most recent revision

Filtering Options

Rev	Log message	Author	Age	Path
435	ORPSoC updates OR1200 multiply/MAC/division unit update with serial multiply and divide options. Full divide not synthesizable yet. New software tests of multiply and divide functionality.	julius	4979d 21h	/openrisc/trunk/orpsocv2/boards/xilinx/ml501/rtl/
426	ORPSoC update Reverted back to previous OR1200 instruction cache. (...which...) Fixed or1200-except test failure on generic model. ML501 build not passing or1200-except test. Tried disabling burst on the bus (memory server doesn't support it yet) to no avail. To be continued...	julius	4992d 21h	/openrisc/trunk/orpsocv2/boards/xilinx/ml501/rtl/
415	ORPSoC - ML501 update, working again. Documentation update including information on ML501 build OR1200 updates to do with instruction cache tag signal when invalidate instruction used. Added ability to define address to pass to SPI flash when booting. Added SPI sw test for board which allows inspection of data in a flash.	julius	5001d 07h	/openrisc/trunk/orpsocv2/boards/xilinx/ml501/rtl/
412	ORPSoC update - Rearranged Xilinx ML501, simulations working again.	julius	5004d 21h	/openrisc/trunk/orpsocv2/boards/xilinx/ml501/rtl/
69	ORPSoC xilinx ml501 board update - added ethernet eupport and software test	julius	5263d 18h	/openrisc/trunk/orpsocv2/boards/xilinx/ml501/rtl/
67	New synthesizable builds of ORPSoC - first for the Xilinx ML501 Virtex 5 board, with working Xilinx MIG DDR2 Controller - added new pad option to bin2vmem, moved spi controller from or1k_startup module to its own directory	julius	5266d 13h	/openrisc/trunk/orpsocv2/boards/xilinx/ml501/rtl/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.