URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [boards/] [xilinx/] [ml501/] [syn/] - Rev 435

Rev	Log message	Author	Age	Path
435	ORPSoC updates OR1200 multiply/MAC/division unit update with serial multiply and divide options. Full divide not synthesizable yet. New software tests of multiply and divide functionality.	julius	4935d 17h	/openrisc/trunk/orpsocv2/boards/xilinx/ml501/syn/
415	ORPSoC - ML501 update, working again. Documentation update including information on ML501 build OR1200 updates to do with instruction cache tag signal when invalidate instruction used. Added ability to define address to pass to SPI flash when booting. Added SPI sw test for board which allows inspection of data in a flash.	julius	4957d 02h	/openrisc/trunk/orpsocv2/boards/xilinx/ml501/syn/
69	ORPSoC xilinx ml501 board update - added ethernet eupport and software test	julius	5219d 14h	/openrisc/trunk/orpsocv2/boards/xilinx/ml501/syn/
67	New synthesizable builds of ORPSoC - first for the Xilinx ML501 Virtex 5 board, with working Xilinx MIG DDR2 Controller - added new pad option to bin2vmem, moved spi controller from or1k_startup module to its own directory	julius	5222d 08h	/openrisc/trunk/orpsocv2/boards/xilinx/ml501/syn/