OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [doc/] - Rev 416

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
416 ORPSoC doc cleanup - removing symlinks from automake'd docs build path julius 4968d 13h /openrisc/trunk/orpsocv2/doc/
415 ORPSoC - ML501 update, working again.
Documentation update including information on ML501 build
OR1200 updates to do with instruction cache tag signal when
invalidate instruction used.
Added ability to define address to pass to SPI flash when
booting.
Added SPI sw test for board which allows inspection of
data in a flash.
julius 4968d 13h /openrisc/trunk/orpsocv2/doc/
410 ORPSoC: Adding README in root explaining how to build documentation, and
documentation fixup so it builds properly again.
julius 4973d 14h /openrisc/trunk/orpsocv2/doc/
409 ORPSoC: Renamed eth core to ethmac (correct name), added drivers for it.
Updated ethernet MAC's instantiation in ORDB1A3PE1500 board build.
Updated documentation.
julius 4973d 14h /openrisc/trunk/orpsocv2/doc/
408 ORPSoC update - adding support for ORSoC development board, many changes, documentation update, too. julius 4974d 03h /openrisc/trunk/orpsocv2/doc/
397 ORPSoCv2:

doc/ path added, with Texinfo documentation. Still a work in progress.

VPI files updated.

OR1200 l.maci instruction test added. highlighting bug with immediate field for that instruction.

Various cycle accurate model updates. Now uses orpsoc-defines.v (processed C-compat. version) to build.
julius 4977d 14h /openrisc/trunk/orpsocv2/doc/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.