Rev |
Log message |
Author |
Age |
Path |
530 |
ORPSoC update
Ethernet MAC Wishbone interface fixes
Beginnings of software update.
ML501 backend script fixes for new ISE |
julius |
4805d 12h |
/openrisc/trunk/orpsocv2/rtl/verilog/ |
506 |
ORPSoC or1200 interrupt and syscall generation test |
julius |
4831d 06h |
/openrisc/trunk/orpsocv2/rtl/verilog/ |
505 |
OR1200 overflow detection fixup
SPIflash program update
or1200 driver library timer improvement |
julius |
4831d 07h |
/openrisc/trunk/orpsocv2/rtl/verilog/ |
504 |
ORPSoC ALU update with new comparison configuration option, software test for comparisons and register file comment cleanup |
julius |
4848d 02h |
/openrisc/trunk/orpsocv2/rtl/verilog/ |
503 |
ORPSoC's or1200 defines fix to indicate we don't actually have I/DMMU invalidate registers. |
julius |
4848d 22h |
/openrisc/trunk/orpsocv2/rtl/verilog/ |
502 |
ORPSoC update - or1200, ethmac Xilinx fifos
or1200 in ORPSoC has carry bit, overflow bit, and range exception added and tested. New software tests in ORPSoC library. Ml501 build had ethmac fifos added, and or1200_defines updated to use these new or1200 features by default |
julius |
4851d 02h |
/openrisc/trunk/orpsocv2/rtl/verilog/ |
501 |
ORPSoC or1200 mult/mac/divide unit serial arith bug fixed.
ORPSoC or1200 defines now use serial divide by default |
julius |
4852d 03h |
/openrisc/trunk/orpsocv2/rtl/verilog/ |
499 |
ORPSoC OR1200 updates - added l.ext instructions with tests, ammended some MAC bugs, decode stage cleanup |
julius |
4852d 23h |
/openrisc/trunk/orpsocv2/rtl/verilog/ |
485 |
ORPSoC updates - or1200 monitor now has separate defines file, ethmac updates to fifos and wishbone IF, board.h changes for UART (may propegate to other drivers with multiple cores, we'll see), crt0.S for or1200 now zeros all registers on reset, adding own ethernet tests for ML501 |
julius |
4886d 12h |
/openrisc/trunk/orpsocv2/rtl/verilog/ |
479 |
ORPSoC update to ml501 board port. Memory controller caching fixed up, does multiple lines of cache and Wishbone bursting. |
julius |
4904d 16h |
/openrisc/trunk/orpsocv2/rtl/verilog/ |
478 |
ORPSoC update - ml501 or1200 cache configuration set to maximum, some cleanups. |
julius |
4906d 07h |
/openrisc/trunk/orpsocv2/rtl/verilog/ |
477 |
ORPSoC update - Added ability to enable OR1200 caches up to 32KB, which requires line size of 32bytes and 8-beat Wishbone bursts.
Changed cache sizes of both instruction and data cache of reference design to 4kB each. |
julius |
4906d 15h |
/openrisc/trunk/orpsocv2/rtl/verilog/ |
476 |
ORPSoC updates. Added 16kB cache options to OR1200, now as default on reference design. Cleaned up simulation Makefile more. |
julius |
4907d 09h |
/openrisc/trunk/orpsocv2/rtl/verilog/ |
462 |
ORPSoC SystemC wrapper updates, monitor output more similar to or1ksim.
RAM models updated. |
julius |
4914d 14h |
/openrisc/trunk/orpsocv2/rtl/verilog/ |
456 |
ORPSoCv2 or1200 - SPRs module format and comment update. Or1200 monitor Verilog now displays report and exit l.nops to stdout by default. |
julius |
4926d 07h |
/openrisc/trunk/orpsocv2/rtl/verilog/ |
439 |
ORPSoC update
Ethernet MAC synthesis issues with Actel Synplify D-2009.12A
Ethernet MAC FIFO synthesis issues with Xilinx XST
Multiply/divide tests for to run on target.
Added third interface to ram_wb module, changed reference design RAM to ram_wb
wrapper. Updated verilog and system C monitor modules accordingly.
Added ability to use ram_wb as internal memory on ML501 design.
Fixed ethernet MAC tests for ML501. |
julius |
4946d 06h |
/openrisc/trunk/orpsocv2/rtl/verilog/ |
435 |
ORPSoC updates
OR1200 multiply/MAC/division unit update with serial multiply and
divide options. Full divide not synthesizable yet.
New software tests of multiply and divide functionality. |
julius |
4952d 21h |
/openrisc/trunk/orpsocv2/rtl/verilog/ |
426 |
ORPSoC update
Reverted back to previous OR1200 instruction cache.
(...which...)
Fixed or1200-except test failure on generic model.
ML501 build not passing or1200-except test. Tried disabling
burst on the bus (memory server doesn't support it yet) to
no avail. To be continued... |
julius |
4965d 20h |
/openrisc/trunk/orpsocv2/rtl/verilog/ |
415 |
ORPSoC - ML501 update, working again.
Documentation update including information on ML501 build
OR1200 updates to do with instruction cache tag signal when
invalidate instruction used.
Added ability to define address to pass to SPI flash when
booting.
Added SPI sw test for board which allows inspection of
data in a flash. |
julius |
4974d 06h |
/openrisc/trunk/orpsocv2/rtl/verilog/ |
412 |
ORPSoC update - Rearranged Xilinx ML501, simulations working again. |
julius |
4977d 20h |
/openrisc/trunk/orpsocv2/rtl/verilog/ |