OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [rtl/] [verilog/] [ethmac/] - Rev 687

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
618 Remove unused parameter Tp olof 4728d 21h /openrisc/trunk/orpsocv2/rtl/verilog/ethmac/
570 Fix white space in ethmac headers olof 4743d 16h /openrisc/trunk/orpsocv2/rtl/verilog/ethmac/
536 ORPSoC - removing duplicate ethmac toplevel file. julius 4818d 02h /openrisc/trunk/orpsocv2/rtl/verilog/ethmac/
530 ORPSoC update

Ethernet MAC Wishbone interface fixes

Beginnings of software update.

ML501 backend script fixes for new ISE		 julius 4827d 01h /openrisc/trunk/orpsocv2/rtl/verilog/ethmac/
502 ORPSoC update - or1200, ethmac Xilinx fifos
or1200 in ORPSoC has carry bit, overflow bit, and range exception added and tested. New software tests in ORPSoC library. Ml501 build had ethmac fifos added, and or1200_defines updated to use these new or1200 features by default		 julius 4872d 16h /openrisc/trunk/orpsocv2/rtl/verilog/ethmac/
485 ORPSoC updates - or1200 monitor now has separate defines file, ethmac updates to fifos and wishbone IF, board.h changes for UART (may propegate to other drivers with multiple cores, we'll see), crt0.S for or1200 now zeros all registers on reset, adding own ethernet tests for ML501 julius 4908d 01h /openrisc/trunk/orpsocv2/rtl/verilog/ethmac/
439 ORPSoC update

Ethernet MAC synthesis issues with Actel Synplify D-2009.12A
Ethernet MAC FIFO synthesis issues with Xilinx XST

Multiply/divide tests for to run on target.

Added third interface to ram_wb module, changed reference design RAM to ram_wb
wrapper. Updated verilog and system C monitor modules accordingly.

Added ability to use ram_wb as internal memory on ML501 design.

Fixed ethernet MAC tests for ML501.		 julius 4967d 19h /openrisc/trunk/orpsocv2/rtl/verilog/ethmac/
409 ORPSoC: Renamed eth core to ethmac (correct name), added drivers for it.
Updated ethernet MAC's instantiation in ORDB1A3PE1500 board build.
Updated documentation.		 julius 5000d 21h /openrisc/trunk/orpsocv2/rtl/verilog/ethmac/
408 ORPSoC update - adding support for ORSoC development board, many changes, documentation update, too. julius 5001d 09h /openrisc/trunk/orpsocv2/rtl/verilog/eth/
403 ORPSoC big upgrade - intermediate check in. Lots still missing. To come very shortly. julius 5002d 15h /openrisc/trunk/orpsocv2/rtl/verilog/eth/
360 First checkin of new ORPSoC set up - more to come, all but RTL tests temporarily broken julius 5054d 17h /openrisc/trunk/orpsocv2/rtl/verilog/eth/
69 ORPSoC xilinx ml501 board update - added ethernet eupport and software test julius 5258d 07h /openrisc/trunk/orpsocv2/rtl/verilog/components/ethernet/
55 Added modelsim support to makefile. Moved buffer libraries to sensible place. Removed a lot of junk julius 5355d 14h /openrisc/trunk/orpsocv2/rtl/verilog/components/ethernet/
6 Checking in ORPSoCv2 julius 5531d 13h /openrisc/trunk/orpsocv2/rtl/verilog/components/ethernet/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.