OpenCores

URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [orpsocv2/] [rtl/] [verilog/] [ethmac/] - Rev 467

Go to most recent revision

Filtering Options

Rev	Log message	Author	Age	Path
439	ORPSoC update Ethernet MAC synthesis issues with Actel Synplify D-2009.12A Ethernet MAC FIFO synthesis issues with Xilinx XST Multiply/divide tests for to run on target. Added third interface to ram_wb module, changed reference design RAM to ram_wb wrapper. Updated verilog and system C monitor modules accordingly. Added ability to use ram_wb as internal memory on ML501 design. Fixed ethernet MAC tests for ML501.	julius	5096d 10h	/openrisc/trunk/orpsocv2/rtl/verilog/ethmac/
409	ORPSoC: Renamed eth core to ethmac (correct name), added drivers for it. Updated ethernet MAC's instantiation in ORDB1A3PE1500 board build. Updated documentation.	julius	5129d 12h	/openrisc/trunk/orpsocv2/rtl/verilog/ethmac/
408	ORPSoC update - adding support for ORSoC development board, many changes, documentation update, too.	julius	5130d 00h	/openrisc/trunk/orpsocv2/rtl/verilog/eth/
403	ORPSoC big upgrade - intermediate check in. Lots still missing. To come very shortly.	julius	5131d 06h	/openrisc/trunk/orpsocv2/rtl/verilog/eth/
360	First checkin of new ORPSoC set up - more to come, all but RTL tests temporarily broken	julius	5183d 07h	/openrisc/trunk/orpsocv2/rtl/verilog/eth/
69	ORPSoC xilinx ml501 board update - added ethernet eupport and software test	julius	5386d 22h	/openrisc/trunk/orpsocv2/rtl/verilog/components/ethernet/
55	Added modelsim support to makefile. Moved buffer libraries to sensible place. Removed a lot of junk	julius	5484d 05h	/openrisc/trunk/orpsocv2/rtl/verilog/components/ethernet/
6	Checking in ORPSoCv2	julius	5660d 04h	/openrisc/trunk/orpsocv2/rtl/verilog/components/ethernet/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.