OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [orpsocv2/] [rtl/] [verilog/] [or1200/] - Rev 351

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
351 OR1200 with icarus fixed up. MMu test fix, remove testfloat elf, adding new arbiter and RAM, may break verilator compatibility... TODO julius 5041d 14h /openrisc/trunk/orpsocv2/rtl/verilog/or1200/
350 Adding new OR1200 processor to ORPSoCv2 julius 5041d 18h /openrisc/trunk/orpsocv2/rtl/verilog/or1200/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.