OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [orpsocv2/] [sim/] - Rev 43

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
43 Couple of fixes to ORPSoC, new linux patch version in toolchain script julius 5480d 13h /openrisc/trunk/orpsocv2/sim/
42 Fixed ORPSoCv2 VCD dumping and UART output in cycleaccurate model julius 5496d 10h /openrisc/trunk/orpsocv2/sim/
40 Added GDB server to verilog simulation via VPI and make target to build and run this model julius 5500d 16h /openrisc/trunk/orpsocv2/sim/
36 Better clean rule in makefile julius 5514d 17h /openrisc/trunk/orpsocv2/sim/
6 Checking in ORPSoCv2 julius 5519d 04h /openrisc/trunk/orpsocv2/sim/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.