OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [sim/] [bin/] - Rev 56

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
55 Added modelsim support to makefile. Moved buffer libraries to sensible place. Removed a lot of junk julius 5443d 22h /openrisc/trunk/orpsocv2/sim/bin/
54 wb_conbus wishbone arbiter now in orpsocv2 instead of synthesized netlist julius 5454d 05h /openrisc/trunk/orpsocv2/sim/bin/
53 Fixed incorrect commandline option for ORPSoC and main makefile setting julius 5472d 05h /openrisc/trunk/orpsocv2/sim/bin/
51 ORPSoCv2 updates: cycle accurate profiling, ELF loading julius 5487d 04h /openrisc/trunk/orpsocv2/sim/bin/
49 Lots of ORPSoC Updates. Cycle accurate model update. Enabled block read from CPU via debug interface. SMII interface same as devboard but may be broken in sim now. Makefile update julius 5505d 22h /openrisc/trunk/orpsocv2/sim/bin/
44 New SystemC model monitoring functions, ethernet PHY model and test sw, smii decoder for ethernet PHY, various makefile upgrades julius 5557d 08h /openrisc/trunk/orpsocv2/sim/bin/
43 Couple of fixes to ORPSoC, new linux patch version in toolchain script julius 5581d 05h /openrisc/trunk/orpsocv2/sim/bin/
42 Fixed ORPSoCv2 VCD dumping and UART output in cycleaccurate model julius 5597d 02h /openrisc/trunk/orpsocv2/sim/bin/
40 Added GDB server to verilog simulation via VPI and make target to build and run this model julius 5601d 09h /openrisc/trunk/orpsocv2/sim/bin/
36 Better clean rule in makefile julius 5615d 09h /openrisc/trunk/orpsocv2/sim/bin/
6 Checking in ORPSoCv2 julius 5619d 20h /openrisc/trunk/orpsocv2/sim/bin/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.