OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [orpsocv2/] [sim/] [bin/] - Rev 43

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
43 Couple of fixes to ORPSoC, new linux patch version in toolchain script julius 5529d 00h /openrisc/trunk/orpsocv2/sim/bin/
42 Fixed ORPSoCv2 VCD dumping and UART output in cycleaccurate model julius 5544d 21h /openrisc/trunk/orpsocv2/sim/bin/
40 Added GDB server to verilog simulation via VPI and make target to build and run this model julius 5549d 04h /openrisc/trunk/orpsocv2/sim/bin/
36 Better clean rule in makefile julius 5563d 04h /openrisc/trunk/orpsocv2/sim/bin/
6 Checking in ORPSoCv2 julius 5567d 15h /openrisc/trunk/orpsocv2/sim/bin/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.