OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [sw/] [drivers/] - Rev 415

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
415 ORPSoC - ML501 update, working again.
Documentation update including information on ML501 build
OR1200 updates to do with instruction cache tag signal when
invalidate instruction used.
Added ability to define address to pass to SPI flash when
booting.
Added SPI sw test for board which allows inspection of
data in a flash.
julius 4967d 17h /openrisc/trunk/orpsocv2/sw/drivers/
411 Improved ethmac testbench and software.

Renamed some OR1200 library functions to be more generic.

Fixed bug with versatile_mem_ctrl for Actel board.

Added ability to simulate gatelevel modules alongside RTL modules
in board build.
julius 4971d 19h /openrisc/trunk/orpsocv2/sw/drivers/
409 ORPSoC: Renamed eth core to ethmac (correct name), added drivers for it.
Updated ethernet MAC's instantiation in ORDB1A3PE1500 board build.
Updated documentation.
julius 4972d 19h /openrisc/trunk/orpsocv2/sw/drivers/
408 ORPSoC update - adding support for ORSoC development board, many changes, documentation update, too. julius 4973d 07h /openrisc/trunk/orpsocv2/sw/drivers/
403 ORPSoC big upgrade - intermediate check in. Lots still missing. To come very shortly. julius 4974d 13h /openrisc/trunk/orpsocv2/sw/drivers/
396 ORPSoCv2 final software fixes...for now. See updated README julius 4979d 17h /openrisc/trunk/orpsocv2/sw/drivers/
393 ORPSoCv2 software rearrangement in progress. Basic tests should now run again. julius 4979d 18h /openrisc/trunk/orpsocv2/sw/drivers/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.