OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [sw/] [drivers/] - Rev 483

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
475 ORPSoC main simulation makefile tidy up, addition of BSS test to cbasic test, addition or o1ksim config files for each board build, modification of BSS symbols in linker script and crt0. julius 5054d 21h /openrisc/trunk/orpsocv2/sw/drivers/
470 ORPSoC OR1200 crt0 updates. julius 5058d 21h /openrisc/trunk/orpsocv2/sw/drivers/
439 ORPSoC update

Ethernet MAC synthesis issues with Actel Synplify D-2009.12A
Ethernet MAC FIFO synthesis issues with Xilinx XST

Multiply/divide tests for to run on target.

Added third interface to ram_wb module, changed reference design RAM to ram_wb
wrapper. Updated verilog and system C monitor modules accordingly.

Added ability to use ram_wb as internal memory on ML501 design.

Fixed ethernet MAC tests for ML501.		 julius 5093d 15h /openrisc/trunk/orpsocv2/sw/drivers/
425 ORPSoC update:

GDB servers in VPI and System C model updated to deal with
packets gdb-7.2 sends.

Documentation updated.

Reference design tests can now be run in or1ksim (added rule
to sim/bin/Makefile). or1200-except doesn't appear to work
as illegal instruction error isn't causing jump to vector.

Updated Or1200 tests to report test success value and then
exit with value 0.		 julius 5113d 07h /openrisc/trunk/orpsocv2/sw/drivers/
415 ORPSoC - ML501 update, working again.
Documentation update including information on ML501 build
OR1200 updates to do with instruction cache tag signal when
invalidate instruction used.
Added ability to define address to pass to SPI flash when
booting.
Added SPI sw test for board which allows inspection of
data in a flash.		 julius 5121d 16h /openrisc/trunk/orpsocv2/sw/drivers/
411 Improved ethmac testbench and software.

Renamed some OR1200 library functions to be more generic.

Fixed bug with versatile_mem_ctrl for Actel board.

Added ability to simulate gatelevel modules alongside RTL modules
in board build.		 julius 5125d 18h /openrisc/trunk/orpsocv2/sw/drivers/
409 ORPSoC: Renamed eth core to ethmac (correct name), added drivers for it.
Updated ethernet MAC's instantiation in ORDB1A3PE1500 board build.
Updated documentation.		 julius 5126d 18h /openrisc/trunk/orpsocv2/sw/drivers/
408 ORPSoC update - adding support for ORSoC development board, many changes, documentation update, too. julius 5127d 06h /openrisc/trunk/orpsocv2/sw/drivers/
403 ORPSoC big upgrade - intermediate check in. Lots still missing. To come very shortly. julius 5128d 11h /openrisc/trunk/orpsocv2/sw/drivers/
396 ORPSoCv2 final software fixes...for now. See updated README julius 5133d 16h /openrisc/trunk/orpsocv2/sw/drivers/
393 ORPSoCv2 software rearrangement in progress. Basic tests should now run again. julius 5133d 16h /openrisc/trunk/orpsocv2/sw/drivers/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.