OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [orpsocv2/] [sw/] [drivers/] [simple-spi/] - Rev 482

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
482 ORPSoC updates - adding parity checking RTL, ethernet MAC FIFO buffer updates. Software changes. julius 4954d 01h /openrisc/trunk/orpsocv2/sw/drivers/simple-spi/
415 ORPSoC - ML501 update, working again.
Documentation update including information on ML501 build
OR1200 updates to do with instruction cache tag signal when
invalidate instruction used.
Added ability to define address to pass to SPI flash when
booting.
Added SPI sw test for board which allows inspection of
data in a flash.
julius 5025d 18h /openrisc/trunk/orpsocv2/sw/drivers/simple-spi/
393 ORPSoCv2 software rearrangement in progress. Basic tests should now run again. julius 5037d 18h /openrisc/trunk/orpsocv2/sw/drivers/simple-spi/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.