URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [sw/] [tests/] [ethmac/] [sim/] - Rev 594

Rev	Log message	Author	Age	Path
530	ORPSoC update Ethernet MAC Wishbone interface fixes Beginnings of software update. ML501 backend script fixes for new ISE	julius	4948d 17h	/openrisc/trunk/orpsocv2/sw/tests/ethmac/sim/
439	ORPSoC update Ethernet MAC synthesis issues with Actel Synplify D-2009.12A Ethernet MAC FIFO synthesis issues with Xilinx XST Multiply/divide tests for to run on target. Added third interface to ram_wb module, changed reference design RAM to ram_wb wrapper. Updated verilog and system C monitor modules accordingly. Added ability to use ram_wb as internal memory on ML501 design. Fixed ethernet MAC tests for ML501.	julius	5089d 11h	/openrisc/trunk/orpsocv2/sw/tests/ethmac/sim/
411	Improved ethmac testbench and software. Renamed some OR1200 library functions to be more generic. Fixed bug with versatile_mem_ctrl for Actel board. Added ability to simulate gatelevel modules alongside RTL modules in board build.	julius	5121d 14h	/openrisc/trunk/orpsocv2/sw/tests/ethmac/sim/
409	ORPSoC: Renamed eth core to ethmac (correct name), added drivers for it. Updated ethernet MAC's instantiation in ORDB1A3PE1500 board build. Updated documentation.	julius	5122d 13h	/openrisc/trunk/orpsocv2/sw/tests/ethmac/sim/
403	ORPSoC big upgrade - intermediate check in. Lots still missing. To come very shortly.	julius	5124d 07h	/openrisc/trunk/orpsocv2/sw/tests/eth/sim/
395	ORPSoCv2 moving ethernet tests to correct place	julius	5129d 12h	/openrisc/trunk/orpsocv2/sw/tests/eth/sim/