OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [sw/] [tests/] [or1200/] [board/] - Rev 535

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
535 ORPSoC - adding sw tests for l.rfe julius 4780d 23h /openrisc/trunk/orpsocv2/sw/tests/or1200/board/
489 ORPSoC sw cleanup. Remove warnings. julius 4862d 04h /openrisc/trunk/orpsocv2/sw/tests/or1200/board/
488 ORPSoC OR1200 driver - tick timer exception handler reverted to generic - cpu tick function hook used as default in handler table. OR1200 timer demo sw for board added. julius 4862d 05h /openrisc/trunk/orpsocv2/sw/tests/or1200/board/
466 ORPSoC updates:
Add new test to determine processor's capabilities.
Fix up typo in example in spiflash app README		 julius 4896d 11h /openrisc/trunk/orpsocv2/sw/tests/or1200/board/
462 ORPSoC SystemC wrapper updates, monitor output more similar to or1ksim.

RAM models updated.		 julius 4897d 10h /openrisc/trunk/orpsocv2/sw/tests/or1200/board/
439 ORPSoC update

Ethernet MAC synthesis issues with Actel Synplify D-2009.12A
Ethernet MAC FIFO synthesis issues with Xilinx XST

Multiply/divide tests for to run on target.

Added third interface to ram_wb module, changed reference design RAM to ram_wb
wrapper. Updated verilog and system C monitor modules accordingly.

Added ability to use ram_wb as internal memory on ML501 design.

Fixed ethernet MAC tests for ML501.		 julius 4929d 02h /openrisc/trunk/orpsocv2/sw/tests/or1200/board/
408 ORPSoC update - adding support for ORSoC development board, many changes, documentation update, too. julius 4962d 16h /openrisc/trunk/orpsocv2/sw/tests/or1200/board/
393 ORPSoCv2 software rearrangement in progress. Basic tests should now run again. julius 4969d 02h /openrisc/trunk/orpsocv2/sw/tests/or1200/board/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.