OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [sw/] [tests/] [or1200/] [sim/] - Rev 506

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
506 ORPSoC or1200 interrupt and syscall generation test julius 4826d 10h /openrisc/trunk/orpsocv2/sw/tests/or1200/sim/
504 ORPSoC ALU update with new comparison configuration option, software test for comparisons and register file comment cleanup julius 4843d 07h /openrisc/trunk/orpsocv2/sw/tests/or1200/sim/
502 ORPSoC update - or1200, ethmac Xilinx fifos
or1200 in ORPSoC has carry bit, overflow bit, and range exception added and tested. New software tests in ORPSoC library. Ml501 build had ethmac fifos added, and or1200_defines updated to use these new or1200 features by default
julius 4846d 07h /openrisc/trunk/orpsocv2/sw/tests/or1200/sim/
499 ORPSoC OR1200 updates - added l.ext instructions with tests, ammended some MAC bugs, decode stage cleanup julius 4848d 03h /openrisc/trunk/orpsocv2/sw/tests/or1200/sim/
485 ORPSoC updates - or1200 monitor now has separate defines file, ethmac updates to fifos and wishbone IF, board.h changes for UART (may propegate to other drivers with multiple cores, we'll see), crt0.S for or1200 now zeros all registers on reset, adding own ethernet tests for ML501 julius 4881d 16h /openrisc/trunk/orpsocv2/sw/tests/or1200/sim/
477 ORPSoC update - Added ability to enable OR1200 caches up to 32KB, which requires line size of 32bytes and 8-beat Wishbone bursts.
Changed cache sizes of both instruction and data cache of reference design to 4kB each.
julius 4901d 20h /openrisc/trunk/orpsocv2/sw/tests/or1200/sim/
475 ORPSoC main simulation makefile tidy up, addition of BSS test to cbasic test, addition or o1ksim config files for each board build, modification of BSS symbols in linker script and crt0. julius 4902d 16h /openrisc/trunk/orpsocv2/sw/tests/or1200/sim/
462 ORPSoC SystemC wrapper updates, monitor output more similar to or1ksim.

RAM models updated.
julius 4909d 19h /openrisc/trunk/orpsocv2/sw/tests/or1200/sim/
439 ORPSoC update

Ethernet MAC synthesis issues with Actel Synplify D-2009.12A
Ethernet MAC FIFO synthesis issues with Xilinx XST

Multiply/divide tests for to run on target.

Added third interface to ram_wb module, changed reference design RAM to ram_wb
wrapper. Updated verilog and system C monitor modules accordingly.

Added ability to use ram_wb as internal memory on ML501 design.

Fixed ethernet MAC tests for ML501.
julius 4941d 10h /openrisc/trunk/orpsocv2/sw/tests/or1200/sim/
435 ORPSoC updates
OR1200 multiply/MAC/division unit update with serial multiply and
divide options. Full divide not synthesizable yet.
New software tests of multiply and divide functionality.
julius 4948d 02h /openrisc/trunk/orpsocv2/sw/tests/or1200/sim/
426 ORPSoC update

Reverted back to previous OR1200 instruction cache.
(...which...)
Fixed or1200-except test failure on generic model.

ML501 build not passing or1200-except test. Tried disabling
burst on the bus (memory server doesn't support it yet) to
no avail. To be continued...
julius 4961d 01h /openrisc/trunk/orpsocv2/sw/tests/or1200/sim/
425 ORPSoC update:

GDB servers in VPI and System C model updated to deal with
packets gdb-7.2 sends.

Documentation updated.

Reference design tests can now be run in or1ksim (added rule
to sim/bin/Makefile). or1200-except doesn't appear to work
as illegal instruction error isn't causing jump to vector.

Updated Or1200 tests to report test success value and then
exit with value 0.
julius 4961d 02h /openrisc/trunk/orpsocv2/sw/tests/or1200/sim/
412 ORPSoC update - Rearranged Xilinx ML501, simulations working again. julius 4973d 01h /openrisc/trunk/orpsocv2/sw/tests/or1200/sim/
408 ORPSoC update - adding support for ORSoC development board, many changes, documentation update, too. julius 4975d 01h /openrisc/trunk/orpsocv2/sw/tests/or1200/sim/
403 ORPSoC big upgrade - intermediate check in. Lots still missing. To come very shortly. julius 4976d 06h /openrisc/trunk/orpsocv2/sw/tests/or1200/sim/
397 ORPSoCv2:

doc/ path added, with Texinfo documentation. Still a work in progress.

VPI files updated.

OR1200 l.maci instruction test added. highlighting bug with immediate field for that instruction.

Various cycle accurate model updates. Now uses orpsoc-defines.v (processed C-compat. version) to build.
julius 4978d 12h /openrisc/trunk/orpsocv2/sw/tests/or1200/sim/
393 ORPSoCv2 software rearrangement in progress. Basic tests should now run again. julius 4981d 11h /openrisc/trunk/orpsocv2/sw/tests/or1200/sim/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.