OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [orpsocv2/] [sw/] [tests/] [or1200/] [sim/] - Rev 439

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
439 ORPSoC update

Ethernet MAC synthesis issues with Actel Synplify D-2009.12A
Ethernet MAC FIFO synthesis issues with Xilinx XST

Multiply/divide tests for to run on target.

Added third interface to ram_wb module, changed reference design RAM to ram_wb
wrapper. Updated verilog and system C monitor modules accordingly.

Added ability to use ram_wb as internal memory on ML501 design.

Fixed ethernet MAC tests for ML501.		 julius 5092d 06h /openrisc/trunk/orpsocv2/sw/tests/or1200/sim/
435 ORPSoC updates
OR1200 multiply/MAC/division unit update with serial multiply and
divide options. Full divide not synthesizable yet.
New software tests of multiply and divide functionality.		 julius 5098d 21h /openrisc/trunk/orpsocv2/sw/tests/or1200/sim/
426 ORPSoC update

Reverted back to previous OR1200 instruction cache.
(...which...)
Fixed or1200-except test failure on generic model.

ML501 build not passing or1200-except test. Tried disabling
burst on the bus (memory server doesn't support it yet) to
no avail. To be continued...		 julius 5111d 21h /openrisc/trunk/orpsocv2/sw/tests/or1200/sim/
425 ORPSoC update:

GDB servers in VPI and System C model updated to deal with
packets gdb-7.2 sends.

Documentation updated.

Reference design tests can now be run in or1ksim (added rule
to sim/bin/Makefile). or1200-except doesn't appear to work
as illegal instruction error isn't causing jump to vector.

Updated Or1200 tests to report test success value and then
exit with value 0.		 julius 5111d 22h /openrisc/trunk/orpsocv2/sw/tests/or1200/sim/
412 ORPSoC update - Rearranged Xilinx ML501, simulations working again. julius 5123d 21h /openrisc/trunk/orpsocv2/sw/tests/or1200/sim/
408 ORPSoC update - adding support for ORSoC development board, many changes, documentation update, too. julius 5125d 21h /openrisc/trunk/orpsocv2/sw/tests/or1200/sim/
403 ORPSoC big upgrade - intermediate check in. Lots still missing. To come very shortly. julius 5127d 02h /openrisc/trunk/orpsocv2/sw/tests/or1200/sim/
397 ORPSoCv2:

doc/ path added, with Texinfo documentation. Still a work in progress.

VPI files updated.

OR1200 l.maci instruction test added. highlighting bug with immediate field for that instruction.

Various cycle accurate model updates. Now uses orpsoc-defines.v (processed C-compat. version) to build.		 julius 5129d 08h /openrisc/trunk/orpsocv2/sw/tests/or1200/sim/
393 ORPSoCv2 software rearrangement in progress. Basic tests should now run again. julius 5132d 07h /openrisc/trunk/orpsocv2/sw/tests/or1200/sim/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.