OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] - Rev 664

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
664 FreeRTOSV6.1.1
modify processor abstraction layer.
now,all tasks are running in supervisor mode
filepang 4580d 16h /openrisc/trunk/rtos/
659 Fixed longjmp hal implementation skrzyp 4602d 20h /openrisc/trunk/rtos/
658 example configuration uses RAM startup skrzyp 4620d 17h /openrisc/trunk/rtos/
657 test generation fixed skrzyp 4620d 19h /openrisc/trunk/rtos/
654 added eCos-3.0 port skrzyp 4626d 14h /openrisc/trunk/rtos/
649 porting some of standard demo tasks

fix serial port(UART) interrupt handler
filepang 4655d 15h /openrisc/trunk/rtos/
637 porint parallel port(gpio) management task filepang 4682d 16h /openrisc/trunk/rtos/
636 porting serial port management task, interrupt hander filepang 4682d 16h /openrisc/trunk/rtos/
624 add missing delay slot instruction
vPortDisableInterrupts
vPortEnableInterrupts
filepang 4694d 23h /openrisc/trunk/rtos/
623 cleanup source code
Demo/OpenRISC_SIM_GCC/arch/support.h
Demo/OpenRISC_SIM_GCC/arch/interrupts.h
Demo/OpenRISC_SIM_GCC/arch/link.ld

add gpio driver

add gpio base address definition
filepang 4695d 14h /openrisc/trunk/rtos/
622 update uart driver for support multiple uart cores
from http://opencores.org/ocsvn/openrisc/openrisc/trunk/orpsocv2/sw/drivers/uart
filepang 4695d 17h /openrisc/trunk/rtos/
621 update sim.cfg for newer version of Or1ksim.
remove unused files.
cleanup source code.

insert non-local jump(setjmp) in xPortStartScheduler. now xPortStartScheduler() will
be returned by xPortEndScheduler().
filepang 4697d 08h /openrisc/trunk/rtos/
620 remove unused file
cleanup makefile
update uart_init(), disable interrupt before initialize.
jeremybennett 4697d 21h /openrisc/trunk/rtos/
616 Initial port of FreeRTOS by filepang (Kim Sung Su). jeremybennett 4711d 17h /openrisc/trunk/rtos/
615 Initial port of FreeRTOS by filepang (Kim Sung Su). jeremybennett 4711d 17h /openrisc/trunk/rtos/
614 Initial port of FreeRTOS by filepang (Kim Sung Su). jeremybennett 4711d 17h /openrisc/trunk/rtos/
613 Initial port of FreeRTOS by filepang (Kim Sung Su). jeremybennett 4711d 17h /openrisc/trunk/rtos/
612 Initial port of FreeRTOS by filepang (Kim Sung Su). jeremybennett 4711d 18h /openrisc/trunk/rtos/
611 Initial port of FreeRTOS by filepang (Kim Sung Su). jeremybennett 4711d 18h /openrisc/trunk/rtos/
610 Initial port of FreeRTOS by filepang (Kim Sung Su). jeremybennett 4711d 18h /openrisc/trunk/rtos/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.