OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [freertos-6.1.1/] - Rev 820

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
800 FreeRTOSV6.1.1
add or32_dma demo task for test dcache manuplation function
add simple driver of wb_dma
filepang 4561d 08h /openrisc/trunk/rtos/freertos-6.1.1/
799 FreeRTOSV6.1.1
add cache related function from u-boot from OpenRISC
enable I/D cache if present
filepang 4562d 09h /openrisc/trunk/rtos/freertos-6.1.1/
675 FreeRTOSV6.1.1
Source cleanup
Add redzone beyond the stack pointer
filepang 4669d 12h /openrisc/trunk/rtos/freertos-6.1.1/
669 FreeRTOSV6.1.1
source cleanup, delete uncecessary code
filepang 4712d 21h /openrisc/trunk/rtos/freertos-6.1.1/
668 FreeRTOSV6.1.1
add missing 'make clean' in make script
filepang 4713d 12h /openrisc/trunk/rtos/freertos-6.1.1/
666 FreeRTOSV6.1.1
minimal set of standard demo task is working
filepang 4715d 20h /openrisc/trunk/rtos/freertos-6.1.1/
665 FreeRTOSV6.1.1
fix context save/restore stack size bug
remove unnecessary line
filepang 4715d 20h /openrisc/trunk/rtos/freertos-6.1.1/
664 FreeRTOSV6.1.1
modify processor abstraction layer.
now,all tasks are running in supervisor mode
filepang 4715d 20h /openrisc/trunk/rtos/freertos-6.1.1/
649 porting some of standard demo tasks

fix serial port(UART) interrupt handler
filepang 4790d 20h /openrisc/trunk/rtos/freertos-6.1.1/
637 porint parallel port(gpio) management task filepang 4817d 20h /openrisc/trunk/rtos/freertos-6.1.1/
636 porting serial port management task, interrupt hander filepang 4817d 20h /openrisc/trunk/rtos/freertos-6.1.1/
624 add missing delay slot instruction
vPortDisableInterrupts
vPortEnableInterrupts
filepang 4830d 04h /openrisc/trunk/rtos/freertos-6.1.1/
623 cleanup source code
Demo/OpenRISC_SIM_GCC/arch/support.h
Demo/OpenRISC_SIM_GCC/arch/interrupts.h
Demo/OpenRISC_SIM_GCC/arch/link.ld

add gpio driver

add gpio base address definition
filepang 4830d 19h /openrisc/trunk/rtos/freertos-6.1.1/
622 update uart driver for support multiple uart cores
from http://opencores.org/ocsvn/openrisc/openrisc/trunk/orpsocv2/sw/drivers/uart
filepang 4830d 21h /openrisc/trunk/rtos/freertos-6.1.1/
621 update sim.cfg for newer version of Or1ksim.
remove unused files.
cleanup source code.

insert non-local jump(setjmp) in xPortStartScheduler. now xPortStartScheduler() will
be returned by xPortEndScheduler().
filepang 4832d 13h /openrisc/trunk/rtos/freertos-6.1.1/
620 remove unused file
cleanup makefile
update uart_init(), disable interrupt before initialize.
jeremybennett 4833d 02h /openrisc/trunk/rtos/freertos-6.1.1/
616 Initial port of FreeRTOS by filepang (Kim Sung Su). jeremybennett 4846d 22h /openrisc/trunk/rtos/freertos-6.1.1/
615 Initial port of FreeRTOS by filepang (Kim Sung Su). jeremybennett 4846d 22h /openrisc/trunk/rtos/freertos-6.1.1/
614 Initial port of FreeRTOS by filepang (Kim Sung Su). jeremybennett 4846d 22h /openrisc/trunk/rtos/freertos-6.1.1/
613 Initial port of FreeRTOS by filepang (Kim Sung Su). jeremybennett 4846d 22h /openrisc/trunk/rtos/freertos-6.1.1/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.