OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [freertos-6.1.1/] [Source/] - Rev 792

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
675 FreeRTOSV6.1.1
Source cleanup
Add redzone beyond the stack pointer
filepang 4646d 08h /openrisc/trunk/rtos/freertos-6.1.1/Source/
669 FreeRTOSV6.1.1
source cleanup, delete uncecessary code
filepang 4689d 17h /openrisc/trunk/rtos/freertos-6.1.1/Source/
665 FreeRTOSV6.1.1
fix context save/restore stack size bug
remove unnecessary line
filepang 4692d 17h /openrisc/trunk/rtos/freertos-6.1.1/Source/
664 FreeRTOSV6.1.1
modify processor abstraction layer.
now,all tasks are running in supervisor mode
filepang 4692d 17h /openrisc/trunk/rtos/freertos-6.1.1/Source/
624 add missing delay slot instruction
vPortDisableInterrupts
vPortEnableInterrupts
filepang 4807d 00h /openrisc/trunk/rtos/freertos-6.1.1/Source/
621 update sim.cfg for newer version of Or1ksim.
remove unused files.
cleanup source code.

insert non-local jump(setjmp) in xPortStartScheduler. now xPortStartScheduler() will
be returned by xPortEndScheduler().
filepang 4809d 09h /openrisc/trunk/rtos/freertos-6.1.1/Source/
572 Initial port of FreeRTOS by filepang (Kim Sung Su). jeremybennett 4823d 21h /openrisc/trunk/rtos/freertos-6.1.1/Source/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.