OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches/] - Rev 1229

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1229 Error fixed. simons 7581d 04h /or1k/branches/
1226 interface to debug changed; no more opselect; stb-ack protocol markom 7583d 16h /or1k/branches/
1225 Separate instruction and data QMEM decoders, QMEM acknowledge and byte-select added andreje 7587d 00h /or1k/branches/
1220 Exception prefix configuration changed. simons 7612d 09h /or1k/branches/
1219 Qmem mbist signals fixed. simons 7612d 09h /or1k/branches/
1216 Support for ram with byte selects added. simons 7619d 07h /or1k/branches/
1214 Mbist nameing changed, Artisan ram instance signal names fixed, some synthesis waning fixed. simons 7620d 11h /or1k/branches/
1213 This commit was manufactured by cvs2svn to create branch 'branch_qmem'. 7624d 22h /or1k/branches/
1210 No functional change. lampret 7624d 22h /or1k/branches/
1209 Fixed instantiation name. lampret 7624d 22h /or1k/branches/
1207 Static exception prefix. lampret 7624d 22h /or1k/branches/
1206 Static exception prefix. lampret 7624d 23h /or1k/branches/
1175 Added three missing wire declarations. No functional changes. lampret 7771d 21h /or1k/branches/
1173 Added QMEM. lampret 7774d 06h /or1k/branches/
1172 Added embedded memory QMEM. lampret 7774d 07h /or1k/branches/
1171 Added embedded memory QMEM. lampret 7774d 07h /or1k/branches/
1164 This commit was manufactured by cvs2svn to create branch 'branch_speed_opt'. 7806d 19h /or1k/branches/
1163 This commit was manufactured by cvs2svn to create branch 'branch_qmem'. 7806d 19h /or1k/branches/
809 ORP monitor simons 8227d 12h /or1k/branches/
767 First import of the XSV CPLD environment. lampret 8243d 01h /or1k/branches/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.