OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches/] - Rev 1779

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5564d 14h /or1k/branches/
1646 This commit was manufactured by cvs2svn to create branch 'stable_0_2_x'. 6711d 17h /branches/
1379 aclocal && autoconf && automake phoenix 7038d 00h /branches/
1378 aclocal && autoconf && automake phoenix 7038d 00h /branches/
1356 This commit was manufactured by cvs2svn to create branch 'stable_0_1_x'. 7053d 03h /branches/
1252 preliminary HW breakpoints support in debug unit (by default disabled). To enable define OR1200_DU_HWBKPTS. lampret 7419d 11h /branches/
1235 Error fixed. simons 7443d 03h /branches/
1233 Errors fixed. simons 7443d 16h /branches/
1231 Error fixed. simons 7443d 18h /branches/
1229 Error fixed. simons 7443d 18h /branches/
1226 interface to debug changed; no more opselect; stb-ack protocol markom 7446d 06h /branches/
1225 Separate instruction and data QMEM decoders, QMEM acknowledge and byte-select added andreje 7449d 14h /branches/
1220 Exception prefix configuration changed. simons 7474d 23h /branches/
1219 Qmem mbist signals fixed. simons 7474d 23h /branches/
1216 Support for ram with byte selects added. simons 7481d 22h /branches/
1214 Mbist nameing changed, Artisan ram instance signal names fixed, some synthesis waning fixed. simons 7483d 01h /branches/
1213 This commit was manufactured by cvs2svn to create branch 'branch_qmem'. 7487d 13h /branches/
1210 No functional change. lampret 7487d 13h /branches/
1209 Fixed instantiation name. lampret 7487d 13h /branches/
1207 Static exception prefix. lampret 7487d 13h /branches/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.