OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches/] [branch_qmem/] - Rev 984

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
984 Disable SB until it is tested lampret 8004d 11h /or1k/branches/branch_qmem/
983 First checkin lampret 8004d 13h /or1k/branches/branch_qmem/
982 Moved to sim/bin lampret 8004d 13h /or1k/branches/branch_qmem/
981 First checkin. lampret 8004d 13h /or1k/branches/branch_qmem/
980 Removed sim.tcl that shouldn't be here. lampret 8004d 13h /or1k/branches/branch_qmem/
979 Removed old test case binaries. lampret 8004d 13h /or1k/branches/branch_qmem/
978 Added variable delay for SRAM. lampret 8004d 13h /or1k/branches/branch_qmem/
977 Added store buffer. lampret 8004d 13h /or1k/branches/branch_qmem/
976 Added store buffer lampret 8004d 13h /or1k/branches/branch_qmem/
975 First checkin lampret 8004d 13h /or1k/branches/branch_qmem/
974 Enabled what works on or1ksim and disabled other tests. lampret 8004d 15h /or1k/branches/branch_qmem/
973 generated cuc top scheduler builds without syntax errors; not tested yet markom 8006d 19h /or1k/branches/branch_qmem/
972 Interrupt suorces fixed. simons 8006d 19h /or1k/branches/branch_qmem/
971 Now even keyboard test passes. simons 8006d 22h /or1k/branches/branch_qmem/
970 Testbench is now running on ORP architecture platform. simons 8007d 11h /or1k/branches/branch_qmem/
969 Checking in except directory. lampret 8008d 02h /or1k/branches/branch_qmem/
968 Checking in utils directory. lampret 8008d 02h /or1k/branches/branch_qmem/
967 Checking in mul directory. lampret 8008d 02h /or1k/branches/branch_qmem/
966 Checking in cbasic directory. lampret 8008d 02h /or1k/branches/branch_qmem/
965 Checking in basic directory. lampret 8008d 02h /or1k/branches/branch_qmem/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.