OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches/] [branch_speed_opt/] - Rev 1138

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1138 Added some information how to run simulations. lampret 7896d 10h /or1k/branches/branch_speed_opt/
1137 Added RFRAM generic and Altera lpm library. lampret 7896d 10h /or1k/branches/branch_speed_opt/
1136 Add altera lpm library. lampret 7896d 10h /or1k/branches/branch_speed_opt/
1135 Added get_gpr support for OR1200_RFRAM_GENERIC lampret 7896d 10h /or1k/branches/branch_speed_opt/
1134 Changed location of debug test code to 0. lampret 7896d 10h /or1k/branches/branch_speed_opt/
1133 Adding OR1200_CLMODE_1TO2 test code. lampret 7896d 10h /or1k/branches/branch_speed_opt/
1132 RFRAM defines comments updated. Altera LPM option added. lampret 7896d 10h /or1k/branches/branch_speed_opt/
1131 Added another pipe stage to match gmult. One day second pipe in amult and gmult might be removed to get better performance. lampret 7896d 11h /or1k/branches/branch_speed_opt/
1130 RFRAM type always need to be defined. lampret 7896d 11h /or1k/branches/branch_speed_opt/
1129 Added Altera LPM RAMs. Changed generic RAM output when OE inactive. lampret 7896d 11h /or1k/branches/branch_speed_opt/
1128 Fixed my bustage: Add missing 2nd argument to open(). Otherwise,
opening a serial port channel can sporadically fail.		 sfurman 7901d 10h /or1k/branches/branch_speed_opt/
1127 Added ability to map I/O from simulated UARTs to physical serial ports
on the host running the simulator.		 sfurman 7904d 10h /or1k/branches/branch_speed_opt/
1126 Added lengthy comment explaining all possible choices for UART
channels, e.g. xterm, tcp, file, etc.		 sfurman 7906d 13h /or1k/branches/branch_speed_opt/
1125 This test case passes. lampret 7917d 16h /or1k/branches/branch_speed_opt/
1124 Initialize or1k_implementation with reasonable defaults for the number
of implementation registers. This doesn't affect the jtag or sim
targets at all because those values are always overwritten when
or1k_implementation is initialized. However, it is necessary when
connecting to remote gdb stubs through a serial port or socket, since
or1k_implementation is not yet initialized for those targets.		 sfurman 7927d 08h /or1k/branches/branch_speed_opt/
1123 Renumber/rename SPRs to match latest architecture doc sfurman 7928d 15h /or1k/branches/branch_speed_opt/
1122 Get rid of C++ style declarations (which can appear in the middle of a block) in C program. Some older compilers complain. sfurman 7933d 16h /or1k/branches/branch_speed_opt/
1121 Ignore generated files sfurman 7933d 16h /or1k/branches/branch_speed_opt/
1120 Fix my dumb automake bustage sfurman 7933d 17h /or1k/branches/branch_speed_opt/
1119 1) Fix the "channels:xterm" feature so that it functions on linux.
The existing implementation relies on SysV STREAMS behavior that
Linux does not possess.

2) Allow arguments to be passed to the xterm from the sim.cfg file,
e.g. to set the window dimensions or fonts.

3) Add the ability for a program to interact with the simulator UART
through a TCP socket.		 sfurman 7934d 13h /or1k/branches/branch_speed_opt/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.