OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches/] [branch_speed_opt/] [or1200/] - Rev 1129

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1129 Added Altera LPM RAMs. Changed generic RAM output when OE inactive. lampret 7767d 04h /or1k/branches/branch_speed_opt/or1200/
1112 Updated sensitivity list for trace buffer [only relevant for Xilinx FPGAs] lampret 7842d 02h /or1k/branches/branch_speed_opt/or1200/
1104 Added optional support for WB B3 specification (xwb_cti_o, xwb_bte_o). Made xwb_cab_o optional. lampret 7886d 20h /or1k/branches/branch_speed_opt/or1200/
1083 SB mem width fixed. simons 7918d 15h /or1k/branches/branch_speed_opt/or1200/
1079 RAMs wrong connected to the BIST scan chain. mohor 7927d 12h /or1k/branches/branch_speed_opt/or1200/
1078 Previous check-in was done by mistake. mohor 7927d 14h /or1k/branches/branch_speed_opt/or1200/
1077 Signal scanb_sen renamed to scanb_en. mohor 7927d 14h /or1k/branches/branch_speed_opt/or1200/
1069 Signal scanb_eni renamed to scanb_en mohor 7931d 07h /or1k/branches/branch_speed_opt/or1200/
1063 Added BIST scan. Special VS RAMs need to be used to implement BIST. lampret 7938d 09h /or1k/branches/branch_speed_opt/or1200/
1055 Removed obsolete comment. lampret 7970d 02h /or1k/branches/branch_speed_opt/or1200/
1054 Fixed a combinational loop. lampret 7970d 02h /or1k/branches/branch_speed_opt/or1200/
1053 Disabled cache inhibit atttribute. lampret 7970d 02h /or1k/branches/branch_speed_opt/or1200/
1040 Updated the script. lampret 7977d 08h /or1k/branches/branch_speed_opt/or1200/
1039 Added linter directory. lampret 7977d 08h /or1k/branches/branch_speed_opt/or1200/
1038 Fixed a typo, reported by Taylor Su. lampret 7977d 10h /or1k/branches/branch_speed_opt/or1200/
1037 First import of the new synopsys DC scripts. lampret 7977d 10h /or1k/branches/branch_speed_opt/or1200/
1036 Removed old synthesis scripts. lampret 7977d 10h /or1k/branches/branch_speed_opt/or1200/
1035 Added optional l.div/l.divu insns. By default they are disabled. lampret 7977d 23h /or1k/branches/branch_speed_opt/or1200/
1033 If SR[CY] implemented with OR1200_IMPL_ADDC enabled, l.add/l.addi also set SR[CY]. lampret 7978d 10h /or1k/branches/branch_speed_opt/or1200/
1032 Added optional SR[CY]. Added define to enable additional (compare) flag modifiers. Defines are OR1200_IMPL_ADDC and OR1200_ADDITIONAL_FLAG_MODIFIERS. lampret 7978d 23h /or1k/branches/branch_speed_opt/or1200/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.