OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches/] [stable_0_1_x/] - Rev 1015

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1015 Host type was not recognized. simons 7976d 13h /or1k/branches/stable_0_1_x/
1014 added _JBLEN definition for or1k ivang 7977d 03h /or1k/branches/stable_0_1_x/
1013 ORP architecture supported. simons 7977d 05h /or1k/branches/stable_0_1_x/
1011 Removed some commented RTL. Fixed SR/ESR flag bug. lampret 7977d 22h /or1k/branches/stable_0_1_x/
1010 Import ivang 7982d 01h /or1k/branches/stable_0_1_x/
1009 Import ivang 7982d 02h /or1k/branches/stable_0_1_x/
1008 Import ivang 7982d 02h /or1k/branches/stable_0_1_x/
1007 Import ivang 7982d 02h /or1k/branches/stable_0_1_x/
1006 Import ivang 7982d 02h /or1k/branches/stable_0_1_x/
1005 Import ivang 7982d 03h /or1k/branches/stable_0_1_x/
1004 Now every ramdisk image should have init program. simons 7982d 11h /or1k/branches/stable_0_1_x/
1003 cuc temporary files are deleted upon exiting markom 7982d 11h /or1k/branches/stable_0_1_x/
1002 Now every ramdisk image should have init program. simons 7982d 11h /or1k/branches/stable_0_1_x/
1001 fixed load/store state machine verilog generation errors markom 7982d 11h /or1k/branches/stable_0_1_x/
1000 IC/DC cache enable routines fixed. simons 7982d 12h /or1k/branches/stable_0_1_x/
999 Now every ramdisk image should have init program. simons 7982d 13h /or1k/branches/stable_0_1_x/
998 added missing fout initialization markom 7982d 14h /or1k/branches/stable_0_1_x/
997 PRINTF should be used instead of printf; command redirection repaired markom 7982d 15h /or1k/branches/stable_0_1_x/
996 some minor bugs fixed markom 7983d 14h /or1k/branches/stable_0_1_x/
994 Store buffer has been tested and it works. BY default it is still disabled until uClinux confirms correct operation on FPGA board. lampret 7983d 22h /or1k/branches/stable_0_1_x/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.