OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches/] [stable_0_1_x/] [or1ksim/] - Rev 418

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
418 Renamed ethernet's RX_BD_NUM to TX_BD_NUM (following change in original files) erez 8250d 01h /or1k/branches/stable_0_1_x/or1ksim/
417 ITLB test tested on simulator. simons 8250d 23h /or1k/branches/stable_0_1_x/or1ksim/
416 IMMU bugs fixed. simons 8250d 23h /or1k/branches/stable_0_1_x/or1ksim/
415 DTLB test tested on simulator. simons 8252d 00h /or1k/branches/stable_0_1_x/or1ksim/
414 Stack section should not be loaded into mamory. simons 8252d 08h /or1k/branches/stable_0_1_x/or1ksim/
413 some section changes markom 8252d 09h /or1k/branches/stable_0_1_x/or1ksim/
412 *** empty log message *** simons 8252d 10h /or1k/branches/stable_0_1_x/or1ksim/
411 acv uart testsuite now works (without modem test) markom 8252d 13h /or1k/branches/stable_0_1_x/or1ksim/
410 MMU test added. simons 8253d 07h /or1k/branches/stable_0_1_x/or1ksim/
409 some minor changes to or1ksim; Testbench except.s modified. Interrupt test almost finished for uart ACV. markom 8253d 13h /or1k/branches/stable_0_1_x/or1ksim/
408 Fixed errant rx_bd_num erez 8254d 09h /or1k/branches/stable_0_1_x/or1ksim/
406 Renamed ethernet's RX_BD_ADR to RX_BD_NUM erez 8254d 12h /or1k/branches/stable_0_1_x/or1ksim/
398 added register field defines ivang 8261d 09h /or1k/branches/stable_0_1_x/or1ksim/
397 removed or16 architecture markom 8261d 10h /or1k/branches/stable_0_1_x/or1ksim/
396 added missing file markom 8261d 12h /or1k/branches/stable_0_1_x/or1ksim/
395 removed obsolete dependency and history from cpu section markom 8261d 14h /or1k/branches/stable_0_1_x/or1ksim/
394 dependency joined with dependstats; history moved to sim section markom 8261d 16h /or1k/branches/stable_0_1_x/or1ksim/
393 messages: exception on many places changed to abort markom 8261d 16h /or1k/branches/stable_0_1_x/or1ksim/
389 Changed default delay for load and store in superscalar cpu. lampret 8262d 02h /or1k/branches/stable_0_1_x/or1ksim/
388 Added comments for cpu section. lampret 8262d 02h /or1k/branches/stable_0_1_x/or1ksim/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.