OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches/] [stable_0_1_x/] [or1ksim/] - Rev 939

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
939 caller saved register r11 fixed markom 7997d 09h /or1k/branches/stable_0_1_x/or1ksim/
938 conditional facts does not work for assignments outside BB markom 7997d 09h /or1k/branches/stable_0_1_x/or1ksim/
937 added file; cleanup markom 7997d 10h /or1k/branches/stable_0_1_x/or1ksim/
936 simple conditional facts generation tested markom 7998d 05h /or1k/branches/stable_0_1_x/or1ksim/
934 conditional facts generation markom 7999d 03h /or1k/branches/stable_0_1_x/or1ksim/
933 adding fact generation from conditionals; still under development markom 7999d 06h /or1k/branches/stable_0_1_x/or1ksim/
932 adv. dead code elimination; few optimizations markom 7999d 08h /or1k/branches/stable_0_1_x/or1ksim/
931 more CMOV optimizations; some bugs fixed; more complex optimization structure markom 8000d 02h /or1k/branches/stable_0_1_x/or1ksim/
930 more CMOV optimizations; cse tested markom 8000d 03h /or1k/branches/stable_0_1_x/or1ksim/
929 add - sfxx optimization markom 8003d 06h /or1k/branches/stable_0_1_x/or1ksim/
928 sfor instruction replaced by conditional cmov markom 8003d 06h /or1k/branches/stable_0_1_x/or1ksim/
927 problems with LRBB removal solved markom 8003d 06h /or1k/branches/stable_0_1_x/or1ksim/
926 regs and loads do not use rst - can yield less logic markom 8004d 01h /or1k/branches/stable_0_1_x/or1ksim/
925 new BB joining type; BBID_END added; virtex.tim sample cuc timings markom 8004d 01h /or1k/branches/stable_0_1_x/or1ksim/
924 bb joining, basic block triggers bugs fixed; more verilog generation of arbiter markom 8004d 08h /or1k/branches/stable_0_1_x/or1ksim/
919 stable release rherveille 8004d 23h /or1k/branches/stable_0_1_x/or1ksim/
918 sa command bug fixed markom 8005d 06h /or1k/branches/stable_0_1_x/or1ksim/
917 optimize cmovs bug fixed markom 8005d 06h /or1k/branches/stable_0_1_x/or1ksim/
915 cuc main verilog file generation markom 8006d 03h /or1k/branches/stable_0_1_x/or1ksim/
914 SR[FO] is always set to 1. lampret 8006d 08h /or1k/branches/stable_0_1_x/or1ksim/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.