OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches/] [stable_0_1_x/] [or1ksim/] [cache/] - Rev 1779

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5589d 06h /or1k/branches/stable_0_1_x/or1ksim/cache/
1378 aclocal && autoconf && automake phoenix 7062d 16h /or1k/branches/stable_0_1_x/or1ksim/cache/
1356 This commit was manufactured by cvs2svn to create branch 'stable_0_1_x'. 7077d 18h /or1k/branches/stable_0_1_x/or1ksim/cache/
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7079d 11h /or1k/branches/stable_0_1_x/or1ksim/cache/
1344 * Avoid doing a store in *every* instruction executed by storeing the instruction function unit in or32_opcodes nogj 7092d 15h /or1k/branches/stable_0_1_x/or1ksim/cache/
1308 Gyorgy Jeney: extensive cleanup phoenix 7284d 06h /or1k/branches/stable_0_1_x/or1ksim/cache/
1249 Downgrading back to automake-1.4 lampret 7449d 06h /or1k/branches/stable_0_1_x/or1ksim/cache/
1117 Ignore generated files for CVS purposes sfurman 7792d 06h /or1k/branches/stable_0_1_x/or1ksim/cache/
1099 cvs bug fixed markom 7878d 17h /or1k/branches/stable_0_1_x/or1ksim/cache/
1085 Bug fixed. simons 7891d 07h /or1k/branches/stable_0_1_x/or1ksim/cache/
997 PRINTF should be used instead of printf; command redirection repaired markom 7980d 20h /or1k/branches/stable_0_1_x/or1ksim/cache/
992 A bug when cache enabled and bus error comes fixed. simons 7982d 12h /or1k/branches/stable_0_1_x/or1ksim/cache/
970 Testbench is now running on ORP architecture platform. simons 7988d 07h /or1k/branches/stable_0_1_x/or1ksim/cache/
884 code cleaning - a lot of global variables moved to runtime struct markom 8024d 18h /or1k/branches/stable_0_1_x/or1ksim/cache/
876 Beta release of ATA simulation rherveille 8032d 06h /or1k/branches/stable_0_1_x/or1ksim/cache/
638 TLBTR CI bit is now working properly. simons 8183d 08h /or1k/branches/stable_0_1_x/or1ksim/cache/
631 Real cache access is simulated now. simons 8186d 07h /or1k/branches/stable_0_1_x/or1ksim/cache/
626 store buffer added markom 8186d 20h /or1k/branches/stable_0_1_x/or1ksim/cache/
541 lot of new parameters concerning memory delays added; bpb parameter moved from cpu to new bpb section; UPDATE YOUR .CFG FILES! markom 8207d 16h /or1k/branches/stable_0_1_x/or1ksim/cache/
517 some performance optimizations markom 8211d 15h /or1k/branches/stable_0_1_x/or1ksim/cache/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.