OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches/] [stable_0_2_x/] - Rev 1068

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1068 Minimum packet length cheching changed to present the real hw. simons 8030d 18h /or1k/branches/stable_0_2_x/
1067 Changed main structure. rherveille 8033d 10h /or1k/branches/stable_0_2_x/
1066 readme updated markom 8033d 10h /or1k/branches/stable_0_2_x/
1065 Removed trailing ' \' used to continue code on the next line.
This caused problems with some compilers.		 rherveille 8036d 07h /or1k/branches/stable_0_2_x/
1063 Added BIST scan. Special VS RAMs need to be used to implement BIST. lampret 8037d 00h /or1k/branches/stable_0_2_x/
1062 few cuc bugs fixed markom 8043d 09h /or1k/branches/stable_0_2_x/
1061 ELF sym loading improved markom 8044d 05h /or1k/branches/stable_0_2_x/
1060 cuc sw loading bug fixed markom 8057d 05h /or1k/branches/stable_0_2_x/
1059 several cuc bugs fixed; different verilog cuc file naming markom 8057d 05h /or1k/branches/stable_0_2_x/
1058 Different memory controller. simons 8067d 23h /or1k/branches/stable_0_2_x/
1057 Different memory controller. simons 8067d 23h /or1k/branches/stable_0_2_x/
1055 Removed obsolete comment. lampret 8068d 16h /or1k/branches/stable_0_2_x/
1054 Fixed a combinational loop. lampret 8068d 16h /or1k/branches/stable_0_2_x/
1053 Disabled cache inhibit atttribute. lampret 8068d 16h /or1k/branches/stable_0_2_x/
1052 Delayed wb_err_o. Disabled wb_ack_o when wb_err_o is asserted. lampret 8068d 17h /or1k/branches/stable_0_2_x/
1051 HUGE VOODOO BUG FIXED ivang 8071d 01h /or1k/branches/stable_0_2_x/
1050 Added help for "breaks" command. ivang 8071d 03h /or1k/branches/stable_0_2_x/
1049 Added "breaks" command that prints all set breakpoints. ivang 8071d 03h /or1k/branches/stable_0_2_x/
1048 breakpoint can be set on labels markom 8072d 05h /or1k/branches/stable_0_2_x/
1047 options missing bug fixed markom 8074d 03h /or1k/branches/stable_0_2_x/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.