OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches/] [stable_0_2_x/] - Rev 450

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
450 Exceptions are allways enabled. simons 8309d 04h /or1k/branches/stable_0_2_x/
449 MMU test configuration. simons 8310d 05h /or1k/branches/stable_0_2_x/
448 Permission test added. simons 8310d 05h /or1k/branches/stable_0_2_x/
447 ITLBMR register bit fields set in order. simons 8310d 06h /or1k/branches/stable_0_2_x/
446 ITLBMR register bit fields set in order. simons 8310d 06h /or1k/branches/stable_0_2_x/
445 Reading GPIO input reg now also returns values on output bits erez 8310d 07h /or1k/branches/stable_0_2_x/
444 Added GPIO simulation erez 8310d 16h /or1k/branches/stable_0_2_x/
443 Text and data sections are put in ram. simons 8310d 20h /or1k/branches/stable_0_2_x/
442 VAPI can now accept requests for different device ids on the same stream erez 8310d 23h /or1k/branches/stable_0_2_x/
441 Two instructions removed from reset wrapper to save space. simons 8310d 23h /or1k/branches/stable_0_2_x/
440 Changed VAPI device ID in log file to 16 bits erez 8311d 00h /or1k/branches/stable_0_2_x/
439 Added "fake" JTAG proxy log to vapi log file erez 8311d 00h /or1k/branches/stable_0_2_x/
438 ITLB -> DTLB lapsus fixed. simons 8311d 00h /or1k/branches/stable_0_2_x/
437 When lsu instruction produce exception registers are preserved. simons 8311d 00h /or1k/branches/stable_0_2_x/
436 Copying from flash to ram only when there is 0xff on address 0. simons 8311d 00h /or1k/branches/stable_0_2_x/
435 Initial revision. simons 8311d 03h /or1k/branches/stable_0_2_x/
434 isblank changed to isspace markom 8311d 05h /or1k/branches/stable_0_2_x/
433 clkcycle parameter added to configuration markom 8311d 06h /or1k/branches/stable_0_2_x/
432 added missing basic.S file markom 8311d 06h /or1k/branches/stable_0_2_x/
431 stepping over breakpoint added markom 8311d 07h /or1k/branches/stable_0_2_x/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.