OpenCores

URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches/] [stable_0_2_x/] [or1ksim/] [pm/] - Rev 1358

Go to most recent revision

Filtering Options

Rev	Log message	Author	Age	Path
1358	Modularise config file parseing. Paving the way for further modularisation.	nogj	7178d 09h	/or1k/branches/stable_0_2_x/or1ksim/pm/
1350	Mark a simulated cpu address as such, by introducing the new oraddr_t type	nogj	7187d 12h	/or1k/branches/stable_0_2_x/or1ksim/pm/
1249	Downgrading back to automake-1.4	lampret	7557d 06h	/or1k/branches/stable_0_2_x/or1ksim/pm/
1117	Ignore generated files for CVS purposes	sfurman	7900d 07h	/or1k/branches/stable_0_2_x/or1ksim/pm/
997	PRINTF should be used instead of printf; command redirection repaired	markom	8088d 21h	/or1k/branches/stable_0_2_x/or1ksim/pm/
970	Testbench is now running on ORP architecture platform.	simons	8096d 08h	/or1k/branches/stable_0_2_x/or1ksim/pm/
876	Beta release of ATA simulation	rherveille	8140d 07h	/or1k/branches/stable_0_2_x/or1ksim/pm/
805	kbd, fb, vga devices now uses scheduler	markom	8223d 22h	/or1k/branches/stable_0_2_x/or1ksim/pm/
517	some performance optimizations	markom	8319d 16h	/or1k/branches/stable_0_2_x/or1ksim/pm/
500	Added .cvsignore files for annoying generated files	erez	8321d 19h	/or1k/branches/stable_0_2_x/or1ksim/pm/
221	major changes to testbench; debug unit is moved to /debug; memory organization can be customized; UART from simons; overall cleanup	markom	8391d 19h	/or1k/branches/stable_0_2_x/or1ksim/pm/
167	- SPR values corrected - testbenches now work - lot of optimizations, use --disable-debugmod for optimal performance - some tick timer bugs fixed	markom	8468d 15h	/or1k/branches/stable_0_2_x/or1ksim/pm/
102	Major update to include PM, PIC, Cache Mngmnt and non-interactive mode.	lampret	8551d 01h	/or1k/branches/stable_0_2_x/or1ksim/pm/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.