OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [MW_0_8_9PRE7/] - Rev 631

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
631 Real cache access is simulated now. simons 8216d 12h /or1k/tags/MW_0_8_9PRE7/
630 some bug fixes in store buffer analysis markom 8216d 21h /or1k/tags/MW_0_8_9PRE7/
629 typo fixed markom 8217d 01h /or1k/tags/MW_0_8_9PRE7/
627 or32 restored markom 8217d 01h /or1k/tags/MW_0_8_9PRE7/
626 store buffer added markom 8217d 02h /or1k/tags/MW_0_8_9PRE7/
625 Bus error bug fixed. Cache routines added. simons 8217d 18h /or1k/tags/MW_0_8_9PRE7/
624 Added logging of writes/read to/from SPR registers. ivang 8217d 18h /or1k/tags/MW_0_8_9PRE7/
623 update based on recent changes; arithmetic instructions does not modify carry yet markom 8217d 20h /or1k/tags/MW_0_8_9PRE7/
622 Cache test works on hardware. simons 8217d 23h /or1k/tags/MW_0_8_9PRE7/
621 Cache test works on hardware. simons 8218d 00h /or1k/tags/MW_0_8_9PRE7/
620 use ARITH_SET_FLAG to turn off set flag by arith. instructions markom 8218d 00h /or1k/tags/MW_0_8_9PRE7/
619 all test pass, after newest changes markom 8218d 00h /or1k/tags/MW_0_8_9PRE7/
618 Fixed display of new 'void' nop insns. lampret 8218d 09h /or1k/tags/MW_0_8_9PRE7/
617 Changed 'void' nop-ops instead of insn[0] to use insn[16]. Debug unit stalls the tick timer. Prepared new flag generation for add and and insns. Blocked DC/IC while they are turned off. Fixed I/D MMU SPRs layout except WAYs. TODO: smart IC invalidate, l.j 2 and TLB ways. lampret 8218d 09h /or1k/tags/MW_0_8_9PRE7/
616 flags test added markom 8220d 19h /or1k/tags/MW_0_8_9PRE7/
615 cmov and extxx instructions; add, addi, and, andi now set flag markom 8220d 19h /or1k/tags/MW_0_8_9PRE7/
614 Changed to support new debug if. simons 8221d 03h /or1k/tags/MW_0_8_9PRE7/
613 init: trap exception occurs always; initialization of sr not needed anymore markom 8222d 00h /or1k/tags/MW_0_8_9PRE7/
612 Tick timer period extended to meet real timing. simons 8222d 01h /or1k/tags/MW_0_8_9PRE7/
611 EEAR register is not changed by trap, sys, int, tick and range exception. simons 8223d 02h /or1k/tags/MW_0_8_9PRE7/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.