OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [MW_0_8_9PRE7/] - Rev 637

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
637 Updated file names. lampret 8190d 21h /or1k/tags/MW_0_8_9PRE7/
636 Fixed combinational loops. lampret 8190d 21h /or1k/tags/MW_0_8_9PRE7/
635 Fixed Makefile bug. ivang 8190d 23h /or1k/tags/MW_0_8_9PRE7/
634 configure.in : fixed to build start/Makefile
start.S : l.jalr r9 -> l.jr r9

Added missing files.		 ivang 8192d 00h /or1k/tags/MW_0_8_9PRE7/
633 Bug fix in command line parser. ivang 8192d 01h /or1k/tags/MW_0_8_9PRE7/
632 profiler and mprofiler merged into sim. ivang 8192d 20h /or1k/tags/MW_0_8_9PRE7/
631 Real cache access is simulated now. simons 8193d 19h /or1k/tags/MW_0_8_9PRE7/
630 some bug fixes in store buffer analysis markom 8194d 04h /or1k/tags/MW_0_8_9PRE7/
629 typo fixed markom 8194d 07h /or1k/tags/MW_0_8_9PRE7/
627 or32 restored markom 8194d 08h /or1k/tags/MW_0_8_9PRE7/
626 store buffer added markom 8194d 08h /or1k/tags/MW_0_8_9PRE7/
625 Bus error bug fixed. Cache routines added. simons 8195d 00h /or1k/tags/MW_0_8_9PRE7/
624 Added logging of writes/read to/from SPR registers. ivang 8195d 00h /or1k/tags/MW_0_8_9PRE7/
623 update based on recent changes; arithmetic instructions does not modify carry yet markom 8195d 02h /or1k/tags/MW_0_8_9PRE7/
622 Cache test works on hardware. simons 8195d 06h /or1k/tags/MW_0_8_9PRE7/
621 Cache test works on hardware. simons 8195d 07h /or1k/tags/MW_0_8_9PRE7/
620 use ARITH_SET_FLAG to turn off set flag by arith. instructions markom 8195d 07h /or1k/tags/MW_0_8_9PRE7/
619 all test pass, after newest changes markom 8195d 07h /or1k/tags/MW_0_8_9PRE7/
618 Fixed display of new 'void' nop insns. lampret 8195d 16h /or1k/tags/MW_0_8_9PRE7/
617 Changed 'void' nop-ops instead of insn[0] to use insn[16]. Debug unit stalls the tick timer. Prepared new flag generation for add and and insns. Blocked DC/IC while they are turned off. Fixed I/D MMU SPRs layout except WAYs. TODO: smart IC invalidate, l.j 2 and TLB ways. lampret 8195d 16h /or1k/tags/MW_0_8_9PRE7/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.