URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [initial/] - Rev 811

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
811	This commit was manufactured by cvs2svn to create tag 'initial'.		8098d 02h	/or1k/tags/initial/
199	Initial import	simons	8311d 06h	/or1k/tags/initial/
198	Moved from testbench.old	simons	8313d 16h	/or1k/tags/initial/
197	This is not used any more.	simons	8313d 17h	/or1k/tags/initial/
196	Configuration SPRs added.	simons	8313d 17h	/or1k/tags/initial/
195	New test added.	simons	8313d 17h	/or1k/tags/initial/
194	Fixed a bug for little endian architectures. Could cause a hang of gdb under some circumstances.	chris	8314d 01h	/or1k/tags/initial/
193	Declared RISCOP.RESET to be volatile so that -O2 optimization would not optimize away the correct behavior by trying to be too clever.	chris	8314d 01h	/or1k/tags/initial/
192	Removed GlobalMode reference causing problems for --disable-debugmod option.	chris	8314d 10h	/or1k/tags/initial/
191	Added UART jitter var to sim config	chris	8315d 07h	/or1k/tags/initial/
190	Added jitter initialization	chris	8315d 07h	/or1k/tags/initial/
189	fixed mode handling for tick facility	chris	8315d 07h	/or1k/tags/initial/
188	fixed PIC interrupt controller	chris	8315d 07h	/or1k/tags/initial/
187	minor change to clear pending exception	chris	8315d 07h	/or1k/tags/initial/
186	major change to UART structure	chris	8315d 07h	/or1k/tags/initial/
185	major change to UART code	chris	8315d 07h	/or1k/tags/initial/
184	modified decode for trace debugging	chris	8315d 07h	/or1k/tags/initial/
183	changed special case for PICSR	chris	8315d 07h	/or1k/tags/initial/
182	updated exception handling procedures	chris	8315d 07h	/or1k/tags/initial/
181	Added trace/stall commands	chris	8315d 07h	/or1k/tags/initial/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories or1k

[/] [or1k/] [tags/] [initial/] - Rev 811

Filtering Options