OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_35/] - Rev 82

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
82 Changed pctemp to pcnext. lampret 8504d 06h /or1k/tags/nog_patch_35/
80 First import. lampret 8532d 00h /or1k/tags/nog_patch_35/
79 Data and instruction cache simulation added. lampret 8533d 22h /or1k/tags/nog_patch_35/
78 (i/d)tlb_status lampret 8657d 11h /or1k/tags/nog_patch_35/
77 Regular update. lampret 8657d 11h /or1k/tags/nog_patch_35/
76 regular update lampret 8657d 12h /or1k/tags/nog_patch_35/
75 simgetstr added. eval_mem32 replaced with evalsim_mem32. lampret 8657d 12h /or1k/tags/nog_patch_35/
74 Same as DMMU. lampret 8664d 11h /or1k/tags/nog_patch_35/
73 Fixed all bugs. Now more or less works. IMMU still has some problems (exception start). lampret 8664d 11h /or1k/tags/nog_patch_35/
72 Added 'how to build GNU tools' lampret 8669d 12h /or1k/tags/nog_patch_35/
71 Clean two typos. lampret 8674d 13h /or1k/tags/nog_patch_35/
70 Basic setjmp/longjmp are ready. lampret 8674d 13h /or1k/tags/nog_patch_35/
69 Sim debug. lampret 8676d 11h /or1k/tags/nog_patch_35/
68 Added hook for l.sys 204. Changed SPR of flag (no more CCR) lampret 8676d 11h /or1k/tags/nog_patch_35/
67 Added simulator "application load". lampret 8676d 11h /or1k/tags/nog_patch_35/
66 Added another set of eval_ functions that should be used directly by simulator.
evalsim_ and setsim_ don't go through MMU transaltion mechanism.		 lampret 8676d 11h /or1k/tags/nog_patch_35/
65 Added DMMU stats. lampret 8676d 11h /or1k/tags/nog_patch_35/
64 SPR bit definition moved to spr_defs.h. lampret 8676d 11h /or1k/tags/nog_patch_35/
63 Fixed a bug in getsprbits/setsprbits functions (now mask can have arbitry
alignment of bits).		 lampret 8676d 11h /or1k/tags/nog_patch_35/
62 OR1K DMMU model. lampret 8676d 11h /or1k/tags/nog_patch_35/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.