OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_36/] - Rev 339

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
339 Added setpc test lampret 8267d 15h /or1k/tags/nog_patch_36/
338 Added 'setpc'. Renamed some signals (except_flushpipe into flushpipe etc) lampret 8267d 15h /or1k/tags/nog_patch_36/
337 Fixed tick timer interrupt reporting by using TTCR[IP] bit. lampret 8267d 15h /or1k/tags/nog_patch_36/
336 VAPI works markom 8268d 10h /or1k/tags/nog_patch_36/
335 some small bugs fixed markom 8268d 11h /or1k/tags/nog_patch_36/
334 removed vapi client file markom 8268d 14h /or1k/tags/nog_patch_36/
333 small bug fixed markom 8268d 17h /or1k/tags/nog_patch_36/
332 removed fixed irq numbering from pic.h; tick timer section added markom 8268d 17h /or1k/tags/nog_patch_36/
331 dependecy is required by history analisis markom 8268d 18h /or1k/tags/nog_patch_36/
330 Cache test lampret 8268d 21h /or1k/tags/nog_patch_36/
329 Now using macros from spr_defs.h lampret 8268d 21h /or1k/tags/nog_patch_36/
328 Moved flag bit into SR. Changed RF enable from constant enable to dynamic enable for read ports. lampret 8268d 23h /or1k/tags/nog_patch_36/
327 simulate_dc_mmu_load() was calling insn cache/mmu routines instead of data cache/mmu. Fixed. lampret 8268d 23h /or1k/tags/nog_patch_36/
326 More realistic default cache type. lampret 8268d 23h /or1k/tags/nog_patch_36/
325 minor ethernet testbench modifications erez 8270d 03h /or1k/tags/nog_patch_36/
324 added initial ethernet RX simulation (very simple for now) erez 8270d 03h /or1k/tags/nog_patch_36/
323 small fix erez 8270d 03h /or1k/tags/nog_patch_36/
322 IC test repaired.C simons 8270d 07h /or1k/tags/nog_patch_36/
321 added missing gdbcomm files markom 8270d 09h /or1k/tags/nog_patch_36/
320 added prototypes for xxx_vapi_id() erez 8270d 14h /or1k/tags/nog_patch_36/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.