OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_36/] [or1ksim/] [cpu/] - Rev 1765

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5568d 00h /or1k/tags/nog_patch_36/or1ksim/cpu/
1397 This commit was manufactured by cvs2svn to create tag 'nog_patch_36'. 7008d 07h /or1k/tags/nog_patch_36/or1ksim/cpu/
1386 Rework exception handling nogj 7014d 11h /or1k/tags/nog_patch_36/or1ksim/cpu/
1384 Fix the parameters to the l.ff1/l.maci instructions nogj 7023d 11h /or1k/tags/nog_patch_36/or1ksim/cpu/
1382 Nir Mor:
Implemented DCCFGR, ICCFGR, DMMUCFGR and IMMUCFGR spr registers.		 nogj 7023d 11h /or1k/tags/nog_patch_36/or1ksim/cpu/
1376 aclocal && autoconf && automake phoenix 7042d 11h /or1k/tags/nog_patch_36/or1ksim/cpu/
1375 Remove FAST_SIM, it nolonger provides a speed up nogj 7049d 02h /or1k/tags/nog_patch_36/or1ksim/cpu/
1362 initialise dev_mem->chip_select in register_memory nogj 7049d 02h /or1k/tags/nog_patch_36/or1ksim/cpu/
1359 Pass private data in readfunc/writefunc callbacks nogj 7049d 02h /or1k/tags/nog_patch_36/or1ksim/cpu/
1358 Modularise config file parseing. Paving the way for further modularisation. nogj 7049d 02h /or1k/tags/nog_patch_36/or1ksim/cpu/
1354 typing fixes phoenix 7057d 08h /or1k/tags/nog_patch_36/or1ksim/cpu/
1353 Modularise simulator command parsing nogj 7058d 05h /or1k/tags/nog_patch_36/or1ksim/cpu/
1352 Optimise execution history tracking nogj 7058d 05h /or1k/tags/nog_patch_36/or1ksim/cpu/
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7058d 06h /or1k/tags/nog_patch_36/or1ksim/cpu/
1346 Remove the global op structure nogj 7071d 09h /or1k/tags/nog_patch_36/or1ksim/cpu/
1345 Fix out-of-tree builds nogj 7071d 09h /or1k/tags/nog_patch_36/or1ksim/cpu/
1344 * Avoid doing a store in *every* instruction executed by storeing the instruction function unit in or32_opcodes nogj 7071d 09h /or1k/tags/nog_patch_36/or1ksim/cpu/
1343 * Fix warnings in insnset.c and execute.c nogj 7071d 10h /or1k/tags/nog_patch_36/or1ksim/cpu/
1342 * Fix generate.c to produce a execgen.c with less warnings.
* Fix the --enable-simple configure option.		 nogj 7071d 10h /or1k/tags/nog_patch_36/or1ksim/cpu/
1341 Mark wich operand is the destination operand in the architechture definition nogj 7071d 10h /or1k/tags/nog_patch_36/or1ksim/cpu/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.