OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_39/] [or1ksim/] [cpu/] - Rev 35

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
35 SLP hooks. lampret 8786d 21h /or1k/tags/nog_patch_39/or1ksim/cpu/
34 Started with SLP (not finished yet). lampret 8786d 21h /or1k/tags/nog_patch_39/or1ksim/cpu/
33 Handling of or1k exceptions. lampret 8790d 19h /or1k/tags/nog_patch_39/or1ksim/cpu/
32 Interrupt recognition. lampret 8790d 19h /or1k/tags/nog_patch_39/or1ksim/cpu/
30 Updated SPRs, exceptions. Added 16450 device. lampret 8790d 22h /or1k/tags/nog_patch_39/or1ksim/cpu/
29 Adding OR16/OR32 insn decoder. lampret 8805d 20h /or1k/tags/nog_patch_39/or1ksim/cpu/
28 Adding COFF loader. lampret 8805d 20h /or1k/tags/nog_patch_39/or1ksim/cpu/
26 Clean up. lampret 8821d 17h /or1k/tags/nog_patch_39/or1ksim/cpu/
25 Bug fix in handling labels when loading code into simulator memory. lampret 8821d 17h /or1k/tags/nog_patch_39/or1ksim/cpu/
24 Static branch prediction added. lampret 8821d 17h /or1k/tags/nog_patch_39/or1ksim/cpu/
23 Common OR1K backend for OR32 and OR16. lampret 8821d 17h /or1k/tags/nog_patch_39/or1ksim/cpu/
22 More modifications related to or16. lampret 8823d 23h /or1k/tags/nog_patch_39/or1ksim/cpu/
20 or1k renamed to or32. lampret 8824d 12h /or1k/tags/nog_patch_39/or1ksim/cpu/
19 Added or16, or1k renamed to or32. lampret 8824d 13h /or1k/tags/nog_patch_39/or1ksim/cpu/
18 or16 added, or1k renamed to or32. lampret 8824d 13h /or1k/tags/nog_patch_39/or1ksim/cpu/
13 Rebuild of the generated files. jrydberg 8885d 05h /or1k/tags/nog_patch_39/or1ksim/cpu/
8 Initial revision. jrydberg 8885d 05h /or1k/tags/nog_patch_39/or1ksim/cpu/
7 Major update of the enviorment. Now uses autoconf and automake. The
simulator uses readline aswell to get input from the user. A number of
new files added, some modified. The libc directory is now called support.		 jrydberg 8885d 05h /or1k/tags/nog_patch_39/or1ksim/cpu/
6 Just a regular update with exception of cache simulation. MMU simulation still under development. lampret 8885d 23h /or1k/tags/nog_patch_39/or1ksim/cpu/
3 This commit was generated by cvs2svn to compensate for changes in r2, which
included commits to RCS files with non-trunk default branches.		 cvs 9011d 17h /or1k/tags/nog_patch_39/or1ksim/cpu/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.