URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_40/] - Rev 1144

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
1144	Speed up gdb when running with serial targets: When generating backtraces, the prologue of each function is scanned at least three times by architecture-independent code, e.g. to determine offsets of saved registers, identify frameless functions, etc. This new code adds straightforward caching of the information gleaned by or1k_scan_prologue() on a per-frame basis rather than storing it in global static variables. (This benefits both JTAG and serial gdb targets, though the JTAG target runs fast enough that it is not particularly needed.) When the register set is dumped by the serial target, e.g. at any breakpoint or interrupt, the 32 vector/FP registers were included in the dump (each 8 bytes long), though they aren't implemented. The new code tells gdb that unimplemented registers have zero length in the dump.	sfurman	7733d 03h	/or1k/tags/nog_patch_40/
1143	Make UART transmitter-empty interrupts match both 16450 and 16550 behavior.	sfurman	7733d 18h	/or1k/tags/nog_patch_40/
1142	Speed up gdb when running with serial targets: When generating backtraces, the prologue of each function is scanned at least three times by architecture-independent code, e.g. to determine offsets of saved registers, identify frameless functions, etc. This new code adds straightforward caching of the information gleaned by or1k_scan_prologue() on a per-frame basis rather than storing it in global static variables. (This benefits both JTAG and serial gdb targets, though the JTAG target runs fast enough that it is not particularly needed.) When the register set is dumped by the serial target, e.g. at any breakpoint or interrupt, the 32 vector/FP registers were included in the dump (each 8 bytes long), though they aren't implemented. The new code tells gdb that unimplemented registers have zero length in the dump.	sfurman	7733d 18h	/or1k/tags/nog_patch_40/
1141	WB = 1/2 RISC clock test code enabled.	lampret	7735d 03h	/or1k/tags/nog_patch_40/
1140	Fixed OR1200_CLKDIV_x_SUPPORTED defines. Fixed order of ifdefs.	lampret	7735d 03h	/or1k/tags/nog_patch_40/
1139	Fixed OR1200_CLKDIV_x_SUPPORTED defines. Better description.	lampret	7735d 03h	/or1k/tags/nog_patch_40/
1138	Added some information how to run simulations.	lampret	7735d 22h	/or1k/tags/nog_patch_40/
1137	Added RFRAM generic and Altera lpm library.	lampret	7735d 22h	/or1k/tags/nog_patch_40/
1136	Add altera lpm library.	lampret	7735d 22h	/or1k/tags/nog_patch_40/
1135	Added get_gpr support for OR1200_RFRAM_GENERIC	lampret	7735d 22h	/or1k/tags/nog_patch_40/
1134	Changed location of debug test code to 0.	lampret	7735d 22h	/or1k/tags/nog_patch_40/
1133	Adding OR1200_CLMODE_1TO2 test code.	lampret	7735d 22h	/or1k/tags/nog_patch_40/
1132	RFRAM defines comments updated. Altera LPM option added.	lampret	7735d 22h	/or1k/tags/nog_patch_40/
1131	Added another pipe stage to match gmult. One day second pipe in amult and gmult might be removed to get better performance.	lampret	7735d 22h	/or1k/tags/nog_patch_40/
1130	RFRAM type always need to be defined.	lampret	7735d 22h	/or1k/tags/nog_patch_40/
1129	Added Altera LPM RAMs. Changed generic RAM output when OE inactive.	lampret	7735d 23h	/or1k/tags/nog_patch_40/
1128	Fixed my bustage: Add missing 2nd argument to open(). Otherwise, opening a serial port channel can sporadically fail.	sfurman	7740d 21h	/or1k/tags/nog_patch_40/
1127	Added ability to map I/O from simulated UARTs to physical serial ports on the host running the simulator.	sfurman	7743d 22h	/or1k/tags/nog_patch_40/
1126	Added lengthy comment explaining all possible choices for UART channels, e.g. xterm, tcp, file, etc.	sfurman	7746d 00h	/or1k/tags/nog_patch_40/
1125	This test case passes.	lampret	7757d 04h	/or1k/tags/nog_patch_40/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_40/] - Rev 1144

Filtering Options