OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_40/] [or1ksim/] [bpb/] - Rev 1097

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1097 Cache invalidate bug fixed. simons 7861d 22h /or1k/tags/nog_patch_40/or1ksim/bpb/
997 PRINTF should be used instead of printf; command redirection repaired markom 7963d 11h /or1k/tags/nog_patch_40/or1ksim/bpb/
970 Testbench is now running on ORP architecture platform. simons 7970d 22h /or1k/tags/nog_patch_40/or1ksim/bpb/
876 Beta release of ATA simulation rherveille 8014d 21h /or1k/tags/nog_patch_40/or1ksim/bpb/
541 lot of new parameters concerning memory delays added; bpb parameter moved from cpu to new bpb section; UPDATE YOUR .CFG FILES! markom 8190d 07h /or1k/tags/nog_patch_40/or1ksim/bpb/
517 some performance optimizations markom 8194d 06h /or1k/tags/nog_patch_40/or1ksim/bpb/
500 Added .cvsignore files for annoying generated files erez 8196d 09h /or1k/tags/nog_patch_40/or1ksim/bpb/
306 corrected lots of bugs markom 8251d 10h /or1k/tags/nog_patch_40/or1ksim/bpb/
264 updated cpu config section; added sim config section markom 8257d 06h /or1k/tags/nog_patch_40/or1ksim/bpb/
221 major changes to testbench; debug unit is moved to /debug; memory organization can be customized; UART from simons; overall cleanup markom 8266d 09h /or1k/tags/nog_patch_40/or1ksim/bpb/
102 Major update to include PM, PIC, Cache Mngmnt and non-interactive mode. lampret 8425d 15h /or1k/tags/nog_patch_40/or1ksim/bpb/
54 Regular maintenance. lampret 8695d 12h /or1k/tags/nog_patch_40/or1ksim/bpb/
28 Adding COFF loader. lampret 8786d 19h /or1k/tags/nog_patch_40/or1ksim/bpb/
26 Clean up. lampret 8802d 16h /or1k/tags/nog_patch_40/or1ksim/bpb/
18 or16 added, or1k renamed to or32. lampret 8805d 12h /or1k/tags/nog_patch_40/or1ksim/bpb/
13 Rebuild of the generated files. jrydberg 8866d 04h /or1k/tags/nog_patch_40/or1ksim/bpb/
7 Major update of the enviorment. Now uses autoconf and automake. The
simulator uses readline aswell to get input from the user. A number of
new files added, some modified. The libc directory is now called support.		 jrydberg 8866d 04h /or1k/tags/nog_patch_40/or1ksim/bpb/
6 Just a regular update with exception of cache simulation. MMU simulation still under development. lampret 8866d 22h /or1k/tags/nog_patch_40/or1ksim/bpb/
3 This commit was generated by cvs2svn to compensate for changes in r2, which
included commits to RCS files with non-trunk default branches.		 cvs 8992d 16h /or1k/tags/nog_patch_40/or1ksim/bpb/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.