OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_42/] - Rev 452

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
452 Added mc tests. ivang 8276d 00h /or1k/tags/nog_patch_42/
451 each test should define its own LDFLAGS markom 8276d 01h /or1k/tags/nog_patch_42/
450 Exceptions are allways enabled. simons 8276d 04h /or1k/tags/nog_patch_42/
449 MMU test configuration. simons 8277d 04h /or1k/tags/nog_patch_42/
448 Permission test added. simons 8277d 04h /or1k/tags/nog_patch_42/
447 ITLBMR register bit fields set in order. simons 8277d 05h /or1k/tags/nog_patch_42/
446 ITLBMR register bit fields set in order. simons 8277d 05h /or1k/tags/nog_patch_42/
445 Reading GPIO input reg now also returns values on output bits erez 8277d 07h /or1k/tags/nog_patch_42/
444 Added GPIO simulation erez 8277d 15h /or1k/tags/nog_patch_42/
443 Text and data sections are put in ram. simons 8277d 19h /or1k/tags/nog_patch_42/
442 VAPI can now accept requests for different device ids on the same stream erez 8277d 22h /or1k/tags/nog_patch_42/
441 Two instructions removed from reset wrapper to save space. simons 8277d 23h /or1k/tags/nog_patch_42/
440 Changed VAPI device ID in log file to 16 bits erez 8277d 23h /or1k/tags/nog_patch_42/
439 Added "fake" JTAG proxy log to vapi log file erez 8277d 23h /or1k/tags/nog_patch_42/
438 ITLB -> DTLB lapsus fixed. simons 8277d 23h /or1k/tags/nog_patch_42/
437 When lsu instruction produce exception registers are preserved. simons 8277d 23h /or1k/tags/nog_patch_42/
436 Copying from flash to ram only when there is 0xff on address 0. simons 8278d 00h /or1k/tags/nog_patch_42/
435 Initial revision. simons 8278d 02h /or1k/tags/nog_patch_42/
434 isblank changed to isspace markom 8278d 05h /or1k/tags/nog_patch_42/
433 clkcycle parameter added to configuration markom 8278d 05h /or1k/tags/nog_patch_42/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.