OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_47/] - Rev 360

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
360 Added OR1200_REGISTERED_INPUTS. lampret 8257d 17h /or1k/tags/nog_patch_47/
359 Added optional sampling of inputs. lampret 8257d 17h /or1k/tags/nog_patch_47/
358 Fixed virtual silicon single-port rams instantiation. lampret 8257d 17h /or1k/tags/nog_patch_47/
357 Fixed dbg_is_o assignment width. lampret 8257d 17h /or1k/tags/nog_patch_47/
356 Break point bug fixed simons 8257d 20h /or1k/tags/nog_patch_47/
355 uart VAPI model improved; changes to MC and eth. markom 8258d 03h /or1k/tags/nog_patch_47/
354 Fixed width of du_except. lampret 8258d 14h /or1k/tags/nog_patch_47/
353 Cashes disabled. simons 8259d 00h /or1k/tags/nog_patch_47/
352 OR1200_REGISTERED_OUTPUTS can now be enabled. lampret 8260d 03h /or1k/tags/nog_patch_47/
351 Fixed some l.trap typos. lampret 8260d 05h /or1k/tags/nog_patch_47/
350 For GDB changed single stepping and disabled trap exception. lampret 8260d 06h /or1k/tags/nog_patch_47/
349 Some bugs regarding cache simulation fixed. simons 8261d 19h /or1k/tags/nog_patch_47/
348 Added instructions on how to build configure. ivang 8263d 03h /or1k/tags/nog_patch_47/
347 Added CRC32 calculation to Ethernet erez 8264d 00h /or1k/tags/nog_patch_47/
346 Improved Ethernet simulation erez 8264d 01h /or1k/tags/nog_patch_47/
345 Added check for net/ethernet.h (needed by ethernet simulator) erez 8264d 01h /or1k/tags/nog_patch_47/
344 added acv test for uart; sim debug now has verbose levels; lot of bugs fixed in uart model markom 8264d 03h /or1k/tags/nog_patch_47/
343 Small touches to test programs erez 8264d 05h /or1k/tags/nog_patch_47/
342 added exception vectors to support and modified section names markom 8265d 02h /or1k/tags/nog_patch_47/
341 added VAPI for uart; uart 16550 support, some bugs fixed markom 8265d 04h /or1k/tags/nog_patch_47/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.