OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_47/] [or1ksim/] [cpu/] - Rev 1178

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1178 avoid another immu exception that should not happen phoenix 7675d 13h /or1k/tags/nog_patch_47/or1ksim/cpu/
1177 more informative output phoenix 7676d 20h /or1k/tags/nog_patch_47/or1ksim/cpu/
1174 fix for immu exceptions that never should have happened phoenix 7678d 15h /or1k/tags/nog_patch_47/or1ksim/cpu/
1170 Added support for l.addc instruction. csanchez 7686d 19h /or1k/tags/nog_patch_47/or1ksim/cpu/
1169 Added support for l.addc instruction. csanchez 7686d 20h /or1k/tags/nog_patch_47/or1ksim/cpu/
1150 remove unneded include phoenix 7767d 01h /or1k/tags/nog_patch_47/or1ksim/cpu/
1117 Ignore generated files for CVS purposes sfurman 7810d 16h /or1k/tags/nog_patch_47/or1ksim/cpu/
1114 Added cvs log keywords lampret 7841d 11h /or1k/tags/nog_patch_47/or1ksim/cpu/
1106 Cache invalidate bug fixed again (it was ok before). simons 7890d 23h /or1k/tags/nog_patch_47/or1ksim/cpu/
1097 Cache invalidate bug fixed. simons 7897d 18h /or1k/tags/nog_patch_47/or1ksim/cpu/
1086 STACK_ARGS is getting obsolete and is only needed by simprintf, which needs it to be 0. lampret 7904d 14h /or1k/tags/nog_patch_47/or1ksim/cpu/
1061 ELF sym loading improved markom 7951d 01h /or1k/tags/nog_patch_47/or1ksim/cpu/
1049 Added "breaks" command that prints all set breakpoints. ivang 7977d 22h /or1k/tags/nog_patch_47/or1ksim/cpu/
1034 Fixed encoding for l.div/l.divu. lampret 7983d 13h /or1k/tags/nog_patch_47/or1ksim/cpu/
1025 PRINTF/printf mess fixed. simons 7986d 19h /or1k/tags/nog_patch_47/or1ksim/cpu/
1024 Mess with printf/PRINTF fixed. Ethernet test changed to support latest changes. simons 7987d 04h /or1k/tags/nog_patch_47/or1ksim/cpu/
997 PRINTF should be used instead of printf; command redirection repaired markom 7999d 07h /or1k/tags/nog_patch_47/or1ksim/cpu/
992 A bug when cache enabled and bus error comes fixed. simons 8000d 22h /or1k/tags/nog_patch_47/or1ksim/cpu/
970 Testbench is now running on ORP architecture platform. simons 8006d 18h /or1k/tags/nog_patch_47/or1ksim/cpu/
914 SR[FO] is always set to 1. lampret 8023d 06h /or1k/tags/nog_patch_47/or1ksim/cpu/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.