OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_49/] - Rev 1218

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1218 segfault when there is no memory context fix phoenix 7543d 08h /or1k/tags/nog_patch_49/
1211 New wb_biu for iwb interface. lampret 7551d 09h /or1k/tags/nog_patch_49/
1208 Added useless signal genpc_stop_refetch. lampret 7551d 09h /or1k/tags/nog_patch_49/
1207 Static exception prefix. lampret 7551d 09h /or1k/tags/nog_patch_49/
1205 fix for gdb_debug config phoenix 7557d 18h /or1k/tags/nog_patch_49/
1204 added additional field into executed log wich besides EA also prints PA (physical address) phoenix 7575d 06h /or1k/tags/nog_patch_49/
1203 value stored in ITLB and DTLB match registers was wrong. fixed. phoenix 7575d 06h /or1k/tags/nog_patch_49/
1202 at exception print insn number to ease debugging phoenix 7575d 06h /or1k/tags/nog_patch_49/
1200 mbist signals updated according to newest convention markom 7600d 02h /or1k/tags/nog_patch_49/
1199 Daniel Wiklund: Removed multiple entries of debug/Makefile in configure danwi 7604d 02h /or1k/tags/nog_patch_49/
1198 make it compile on RH 8,9 phoenix 7629d 17h /or1k/tags/nog_patch_49/
1197 disabled ram-init of ps2 (old) +
changed MAC type into DOS type, so that Xilinx ISE can work with it		 dries 7634d 22h /or1k/tags/nog_patch_49/
1196 removed second debug/Makefile (credits: Daniel Wiklund - danwi@isy.liu.se) dries 7634d 23h /or1k/tags/nog_patch_49/
1195 made the project file a little bit more universal dries 7635d 00h /or1k/tags/nog_patch_49/
1194 correct all the syntax errors dries 7635d 00h /or1k/tags/nog_patch_49/
1193 disabled SRAM_GENERIC and added comment +
corrected 'wb_err' into 'wb_err_o'		 dries 7635d 01h /or1k/tags/nog_patch_49/
1192 disabled 'bench_defines.v' during synthesis +
added define to specify usage of flash instruction address		 dries 7635d 02h /or1k/tags/nog_patch_49/
1191 disabled 'bench_defines.v' during synthesis +
added define to specify usage of flash instruction address		 dries 7635d 02h /or1k/tags/nog_patch_49/
1188 Added support for rams with byte write access. simons 7651d 01h /or1k/tags/nog_patch_49/
1186 Added support for rams with byte write access. simons 7652d 00h /or1k/tags/nog_patch_49/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.